projects / platform / upstream / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7938ce4) | patch
intel: Drop Wa_1409226450 (stall before instruction cache invalidation)
authorKenneth Graunke <kenneth@whitecape.org>
Tue, 17 May 2022 23:37:35 +0000 (16:37 -0700)
committerMarge Bot <emma+marge@anholt.net>
Thu, 19 May 2022 21:31:45 +0000 (21:31 +0000)
commit27314718a34d420b7f36eeefce22ee06919cdbed
tree13f14a6ae7a2602e79ee2016f60e27ea4aaa174dtree | snapshot
parent7938ce4af3ac6fba99826f41f7f9d5f1386fc22ccommit | diff
intel: Drop Wa_1409226450 (stall before instruction cache invalidation)

Production Tigerlake and DG1 hardware shouldn't need this workaround.
It was only needed on the very first steppings which never went public.

Reviewed-by: Tapani Pälli <tapani.palli@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/16575>
src/gallium/drivers/iris/iris_state.c diff | blob | history
src/intel/vulkan/genX_cmd_buffer.c diff | blob | history
Domain: Graphics System / GL;