projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3104a6b) | patch
GlobalISel: omit braces on MachineInstr types when there's only one.
authorTim Northover <tnorthover@apple.com>
Tue, 26 Jul 2016 17:28:01 +0000 (17:28 +0000)
committerTim Northover <tnorthover@apple.com>
Tue, 26 Jul 2016 17:28:01 +0000 (17:28 +0000)
commit26e40bdb9b52318c7cb5506adcfcab580f7a02d0
tree97c1041392eea35fea5cb67417d26c0ad28f2ddatree | snapshot
parent3104a6bad05b9b1432b7afd5c31e1318bd8e1814commit | diff
GlobalISel: omit braces on MachineInstr types when there's only one.

Tidies up the representation a bit in the common case.

llvm-svn: 276772
llvm/lib/CodeGen/MIRParser/MIParser.cpp diff | blob | history
llvm/lib/CodeGen/MIRPrinter.cpp diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/legalize-add.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/amdgpu-irtranslator.ll diff | blob | history
llvm/test/CodeGen/MIR/X86/generic-virtual-registers.mir diff | blob | history
Domain: System / Toolchain;