projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a310727) | patch
AMDGPU/GlobalISel: RegBankSelect for amdgcn.writelane
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Mon, 1 Jul 2019 16:41:36 +0000 (16:41 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Mon, 1 Jul 2019 16:41:36 +0000 (16:41 +0000)
commit265059eaf6c0092dc44718f7e0df7c77858744d7
tree0b529e5701d99b3b2b36a6847aba734483cdeab6tree | snapshot
parenta310727830feb558561d68702fecec0f732120cbcommit | diff
AMDGPU/GlobalISel: RegBankSelect for amdgcn.writelane

llvm-svn: 364808
llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.writelane.mir [new file with mode: 0644] blob
Domain: System / Toolchain;