clk: sifive: Fix the wrong bit field shift
authorZong Li <zong.li@sifive.com>
Wed, 9 Dec 2020 09:49:15 +0000 (17:49 +0800)
committerStephen Boyd <sboyd@kernel.org>
Wed, 16 Dec 2020 20:23:12 +0000 (12:23 -0800)
commit263ac3908516abb0392747bbf595af2b13df5fa2
treefa1e098874aa90289427d2c09b191b59930602f0
parentefc91ae43c8d4bbf64e4b9a28113b24a74ffd58d
clk: sifive: Fix the wrong bit field shift

The clk enable bit should be 31 instead of 24.

Signed-off-by: Zong Li <zong.li@sifive.com>
Reported-by: Pragnesh Patel <pragnesh.patel@sifive.com>
Link: https://lore.kernel.org/r/20201209094916.17383-5-zong.li@sifive.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
drivers/clk/sifive/sifive-prci.h