dt-binding: phy: Add i.MX8MP PCIe PHY binding
authorRichard Zhu <hongxing.zhu@nxp.com>
Thu, 13 Oct 2022 01:46:59 +0000 (09:46 +0800)
committerVinod Koul <vkoul@kernel.org>
Mon, 17 Oct 2022 05:31:02 +0000 (11:01 +0530)
commit25caed3dcadacd0443dce4fb820e4a33029bba40
tree215c1b17a5f90b7fbf7b5c9e7ec6378fc921b8ed
parente27ecef8a8ccc13c54df54f5d100aa608de4c306
dt-binding: phy: Add i.MX8MP PCIe PHY binding

Add i.MX8MP PCIe PHY binding.
On i.MX8MM, the initialized default value of PERST bit(BIT3) of
SRC_PCIEPHY_RCR is 1b'1.
But i.MX8MP has one inversed default value 1b'0 of PERST bit.

And the PERST bit should be kept 1b'1 after power and clocks are stable.
So add one more PERST explicitly for i.MX8MP PCIe PHY.

Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Tested-by: Marek Vasut <marex@denx.de>
Tested-by: Richard Leitner <richard.leitner@skidata.com>
Tested-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/1665625622-20551-2-git-send-email-hongxing.zhu@nxp.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Documentation/devicetree/bindings/phy/fsl,imx8-pcie-phy.yaml