projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 041c7b8) | patch
[GlobalISel] Don't transform FSUB(-0, X) -> FNEG(X) in GlobalISel.
authorCameron McInally <mcinally@cray.com>
Tue, 4 Aug 2020 16:26:04 +0000 (11:26 -0500)
committerCameron McInally <mcinally@cray.com>
Tue, 4 Aug 2020 16:27:09 +0000 (11:27 -0500)
commit23adbac9ee23c10976e40c80999abf02ecb389b7
treecfe16068d23950ed2d1bef1d6a4a2cae15ebbd0etree | snapshot
parent041c7b84a4b925476d1e21ed302786033bb6035fcommit | diff
[GlobalISel] Don't transform FSUB(-0, X) -> FNEG(X) in GlobalISel.

This patch stops unconditionally transforming FSUB(-0, X) into an FNEG(X) while building the MIR.

This corresponds with the SelectionDAGISel change in D84056.

Differential Revision: https://reviews.llvm.org/D85139
llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h diff | blob | history
llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/arm64-irtranslator.ll diff | blob | history
Domain: System / Toolchain;