projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d4dc036) | patch
[RISCV] Add ORI to hasAllNBitUsers.
authorCraig Topper <craig.topper@sifive.com>
Tue, 25 Oct 2022 04:32:48 +0000 (21:32 -0700)
committerCraig Topper <craig.topper@sifive.com>
Tue, 25 Oct 2022 04:33:17 +0000 (21:33 -0700)
commit223f466f4f39f052196e2883222666e5f2b8a01e
treeeea764f18dccb574194e9f6b61ca8a348d49c018tree | snapshot
parentd4dc036e70330ac205a65e4cfbc82cc1dfeda3e8commit | diff
[RISCV] Add ORI to hasAllNBitUsers.

If the immediate is negative with sufficient leading ones, then
the upper bits of the other operand aren't demanded.
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp diff | blob | history
llvm/test/CodeGen/RISCV/mul.ll diff | blob | history
Domain: System / Toolchain;