projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8ee913d) | patch
[llvm][AArch64] Fix "+all" feature for sysreg aliases
authorDavid Spickett <david.spickett@linaro.org>
Tue, 5 Jul 2022 16:14:24 +0000 (16:14 +0000)
committerDavid Spickett <david.spickett@linaro.org>
Wed, 6 Jul 2022 08:41:53 +0000 (08:41 +0000)
commit20741c74c501733dbabda0848cef472131926f0c
tree197507090355cde91593f950139760ad0e6fdd40tree | snapshot
parent8ee913d83b170729300a2381158c77acdb3ac8f8commit | diff
[llvm][AArch64] Fix "+all" feature for sysreg aliases

For example the predres extension adds one instruction that
is a sys alias. Previously this wasn't disassembled properly
with "+all".

This was because a check for "+all" was added to haveFeatures
in AArch64SysReg but not in SysAlias.

Reviewed By: MaskRay, lenary

Differential Revision: https://reviews.llvm.org/D129147
llvm/lib/Target/AArch64/Utils/AArch64BaseInfo.h diff | blob | history
llvm/test/MC/Disassembler/AArch64/mattr-all.txt diff | blob | history
Domain: System / Toolchain;