projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c5fa6b1) | patch
[ValueTracking] Teach computeKnownBits about riscv.vsetvli.opt and riscv.vsetvlimax...
authorCraig Topper <craig.topper@sifive.com>
Fri, 27 Jan 2023 23:52:31 +0000 (15:52 -0800)
committerCraig Topper <craig.topper@sifive.com>
Sat, 28 Jan 2023 00:26:38 +0000 (16:26 -0800)
commit1ce3afd97784b7e638c6a562451dc008a6bc3907
tree286c1c9e4491959baa75ecb8106d874d87b21280tree | snapshot
parentc5fa6b1610a3a665c22f70314ed65e7230091028commit | diff
[ValueTracking] Teach computeKnownBits about riscv.vsetvli.opt and riscv.vsetvlimax.opt intrinsics.

These are like the intrinsic without opt, but don't have side effects.

Add missing test cases for riscv.vsetvlimax.
llvm/lib/Analysis/ValueTracking.cpp diff | blob | history
llvm/test/Transforms/InstCombine/RISCV/riscv-vsetvli-knownbits.ll diff | blob | history
Domain: System / Toolchain;