projects / platform / upstream / gcc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 267eee0) | patch
i386.c (ix86_expand_builtin): Generate SImode target register for null target.
authorUros Bizjak <ubizjak@gmail.com>
Thu, 10 May 2018 20:59:18 +0000 (22:59 +0200)
committerUros Bizjak <uros@gcc.gnu.org>
Thu, 10 May 2018 20:59:18 +0000 (22:59 +0200)
commit1c3c479a04317df136f439a90ab5c47e21bfd7f8
tree2e21b265c8d2ad9ec5674593d3051b55f1753951tree | snapshot
parent267eee04fe4a0f18189f0ab620303656ba316ea7commit | diff
i386.c (ix86_expand_builtin): Generate SImode target register for null target.

* config/i386/i386.c (ix86_expand_builtin) <case IX86_BUILTIN_RDPID>:
Generate SImode target register for null target.
<case IX86_BUILTIN_XGETBV>: Ditto.
<case IX86_BUILTIN_XSETBV>: Optimize LSHIFTRT generation.
* config/i386/xsaveintrin.h (_xgetbv): Add missing return.

testsuite/ChangeLog:

* gcc.target/i386/xgetsetbv.c: Check also variable arguments.

From-SVN: r260135
gcc/ChangeLog diff | blob | history
gcc/config/i386/i386.c diff | blob | history
gcc/config/i386/xsaveintrin.h diff | blob | history
gcc/testsuite/ChangeLog diff | blob | history
gcc/testsuite/gcc.target/i386/xgetsetbv.c diff | blob | history
Domain: System / Toolchain;