projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 59a4180) | patch
[mlir] Don't mix -pass-pipeline with other pass options
authorrkayaith <rkayaith@gmail.com>
Tue, 11 Oct 2022 21:29:39 +0000 (17:29 -0400)
committerrkayaith <rkayaith@gmail.com>
Wed, 2 Nov 2022 16:10:51 +0000 (12:10 -0400)
commit1c0f541a4d1d4eebda81838c717b5b58525e6c7f
tree0d564911c6132fefd9d1a47c66811dbc47dd55fftree | snapshot
parent59a41809d85ed0e9e073f6b425cc915f6c231e10commit | diff
[mlir] Don't mix -pass-pipeline with other pass options

These are test updates required for D135745, which disallows mixing
`-pass-pipeline` and the individual `-pass-name` options.

Reviewed By: rriddle, mehdi_amini

Differential Revision: https://reviews.llvm.org/D135746
25 files changed:
mlir/test/Conversion/VectorToGPU/vector-to-mma-ops.mlir diff | blob | history
mlir/test/Dialect/GPU/promotion.mlir diff | blob | history
mlir/test/Integration/Dialect/Vector/GPU/CUDA/test-reduction-distribute.mlir diff | blob | history
mlir/test/Integration/Dialect/Vector/GPU/CUDA/test-warp-distribute.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/TensorCore/wmma-matmul-f16.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/TensorCore/wmma-matmul-f32.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/all-reduce-and.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/all-reduce-max.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/all-reduce-min.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/all-reduce-op.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/all-reduce-or.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/all-reduce-region.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/all-reduce-xor.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/async.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/gpu-to-cubin.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/multiple-all-reduce.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/shuffle.mlir diff | blob | history
mlir/test/Integration/GPU/CUDA/two-modules.mlir diff | blob | history
mlir/test/Integration/GPU/ROCM/gpu-to-hsaco.mlir diff | blob | history
mlir/test/Integration/GPU/ROCM/printf.mlir diff | blob | history
mlir/test/Integration/GPU/ROCM/two-modules.mlir diff | blob | history
mlir/test/Integration/GPU/ROCM/vecadd.mlir diff | blob | history
mlir/test/Integration/GPU/ROCM/vector-transferops.mlir diff | blob | history
mlir/test/Pass/pipeline-parsing.mlir diff | blob | history
mlir/test/mlir-cpu-runner/bare-ptr-call-conv.mlir diff | blob | history
Domain: System / Toolchain;