projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6ef6614) | patch
R600/SI: Fix definition for s_cselect_b32
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Thu, 13 Nov 2014 20:23:36 +0000 (20:23 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Thu, 13 Nov 2014 20:23:36 +0000 (20:23 +0000)
commit1a179e821947e4ef516058a1ec0de570f58cda74
tree32199637f524a15b99a69e0fff46bcea10691f83tree | snapshot
parent6ef66144f3e9512d11caeb46425c12a1e0d817f8commit | diff
R600/SI: Fix definition for s_cselect_b32

These were directly using the old base instruction
class, and specifying the wrong register classes
for operands. The operands can be the other special
inputs besides SGPRs. The op name was also being
directly used for the asm string, so this was printed
without any operands.

llvm-svn: 221921
llvm/lib/Target/R600/SIInstrInfo.td diff | blob | history
llvm/lib/Target/R600/SIInstructions.td diff | blob | history
Domain: System / Toolchain;