projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2108f7a) | patch
[RegisterClassInfo] Invalidate cached information if ignoreCSRForAllocationOrder...
authorQuentin Colombet <qcolombet@apple.com>
Thu, 2 Jun 2022 00:14:03 +0000 (17:14 -0700)
committerQuentin Colombet <qcolombet@apple.com>
Thu, 2 Jun 2022 00:15:51 +0000 (17:15 -0700)
commit1a155ee7de3b62a2fabee86fb470a1554fadc54d
treef2b8b4c7c1d8db26a3bec0c37bd8e467637850fetree | snapshot
parent2108f7a243a5018b4ffc09bcbc2a8bdbe3c9a4d1commit | diff
[RegisterClassInfo] Invalidate cached information if ignoreCSRForAllocationOrder changes

Even if CSR list is same between functions, we could have had a different
allocation order if ignoreCSRForAllocationOrder is evaluated differently.
Hence invalidate cached register class information if
ignoreCSRForAllocationOrder changes.

Patch by Srividya Karumuri <srividya_karumuri@apple.com>

Differential Revision: https://reviews.llvm.org/D126565
llvm/include/llvm/CodeGen/RegisterClassInfo.h diff | blob | history
llvm/lib/CodeGen/RegisterClassInfo.cpp diff | blob | history
Domain: System / Toolchain;