projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2fd0acf) | patch
[SystemZ] Support vector registers in inline asm
authorUlrich Weigand <ulrich.weigand@de.ibm.com>
Fri, 2 Mar 2018 20:36:34 +0000 (20:36 +0000)
committerUlrich Weigand <ulrich.weigand@de.ibm.com>
Fri, 2 Mar 2018 20:36:34 +0000 (20:36 +0000)
commit18f6930fef2d76a9dc62409213eba9d851f1b350
tree430438bb43a7970ac3e7273c3e987ec13514c5batree | snapshot
parent2fd0acf05aa5909b3c7b38d9dcae6d27ff682ceccommit | diff
[SystemZ] Support vector registers in inline asm

This adds support for specifying vector registers for use with inline
asm statements, either via the 'v' constraint or by explicit register
names (v0 ... v31).

llvm-svn: 326609
llvm/lib/Target/SystemZ/SystemZISelLowering.cpp diff | blob | history
llvm/lib/Target/SystemZ/SystemZRegisterInfo.td diff | blob | history
llvm/test/CodeGen/SystemZ/asm-19.ll [new file with mode: 0644] blob
Domain: System / Toolchain;