projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e92429d) | patch
[AMDGPU] Test for in-order waitcnt insertion for bvh instructions
authorDavid Stuttard <david.stuttard@amd.com>
Tue, 30 Nov 2021 09:29:14 +0000 (09:29 +0000)
committerDavid Stuttard <david.stuttard@amd.com>
Thu, 2 Dec 2021 14:25:37 +0000 (14:25 +0000)
commit17a3385c3538530dc06851559a62eb8ec15f88d1
tree0baf30a2a12d089f07752ad0943735ce8898041etree | snapshot
parente92429d99b2c903952a7217228a3eaaa02609163commit | diff
[AMDGPU] Test for in-order waitcnt insertion for bvh instructions

In-order bvh instructions don't require a waitcnt as order is
guaranteed.

However, waitcnt IS required for other image instruction types vs
bvh.

Pre-commit test for new functionality in https://reviews.llvm.org/D114794

Differential Revision: https://reviews.llvm.org/D114792
llvm/test/CodeGen/AMDGPU/waitcnt-bvh.mir [new file with mode: 0644] blob
Domain: System / Toolchain;