review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Matt Arsenault <Matthew.Arsenault@amd.com>
	Sun, 2 Feb 2020 22:42:02 +0000 (17:42 -0500)
committer	Matt Arsenault <Matthew.Arsenault@amd.com>
	Mon, 3 Aug 2020 13:03:48 +0000 (09:03 -0400)
commit	1782fbbc69482e76eee8af203694bb771a44c921
tree	9f23a6f415a17fa73900d150af1d3ff0107b5b0a	tree \| snapshot
parent	f19a9be385ef782140d1e551e03553daa79d1bc1	commit \| diff

GlobalISel: Reimplement moreElementsVectorDst

Use pad with undef and unmerge with unused results. This is annoyingly
similar to several other places in LegalizerHelper, but they're all
slightly different.

48 files changed:

llvm/include/llvm/CodeGen/GlobalISel/LegalizerHelper.h		diff \| blob \| history
llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-and.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-extract.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fcanonicalize.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fdiv.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-ffloor.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fma.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fpext.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-freeze.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fsqrt.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-implicit-def.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-insert.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.image.load.2d.d16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-llvm.amdgcn.s.buffer.load.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-constant.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-flat.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-local.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-or.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-phi.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-saddsat.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-select.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-shl.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-smax.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-smin.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-ssubsat.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-uaddsat.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-umax.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-umin.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-unmerge-values.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-usubsat.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-xor.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.s.buffer.load.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.s.buffer.load.ll		diff \| blob \| history
llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom