clk: renesas: r9a07g043: Add RSPI clock and reset entries
authorBiju Das <biju.das.jz@bp.renesas.com>
Sun, 1 May 2022 08:34:48 +0000 (09:34 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Thu, 5 May 2022 10:10:21 +0000 (12:10 +0200)
commit14d8857d8266bce49dc4ee0d71e6cd79335d7c8c
tree273ac1de876b92a54caf39cd8fe5327e13d7787f
parent4e683604cfc1322f609afcbe053e6821832d5f19
clk: renesas: r9a07g043: Add RSPI clock and reset entries

Add RSPI{0,1,2} clock and reset entries to CPG driver.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20220501083450.26541-3-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r9a07g043-cpg.c