projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7b11f56) | patch
[RISCV] Clear isCodeGenOnly flag on VMSGE(U) pseudo instructions. Remove InstAliases...
authorCraig Topper <craig.topper@sifive.com>
Mon, 11 Jan 2021 06:35:51 +0000 (22:35 -0800)
committerCraig Topper <craig.topper@sifive.com>
Mon, 11 Jan 2021 07:39:08 +0000 (23:39 -0800)
commit131ce834e4bbe443a0da0e0ce00c8d0fa4412458
treedabd316de20f038057d2ac659cd8a6c981aad62ftree | snapshot
parent7b11f564dcfc867c3e7a2075e8a943014fe30780commit | diff
[RISCV] Clear isCodeGenOnly flag on VMSGE(U) pseudo instructions. Remove InstAliases that duplicate the asm strings in the pseudos.

The Pseudo class sets isCodeGenOnly=1 which causes the asm strings
in the pseudos to be ignored. I think this is why the aliases are
needed at all.

Reviewed By: frasercrmck

Differential Revision: https://reviews.llvm.org/D94024
llvm/lib/Target/RISCV/RISCVInstrInfoV.td diff | blob | history
Domain: System / Toolchain;