projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b14b0b5) | patch
[PowerPC][NFC] Add base test case to show redundant spill of vector registers
authorTing Wang <Ting.Wang.SH@ibm.com>
Tue, 13 Sep 2022 04:47:47 +0000 (00:47 -0400)
committerTing Wang <Ting.Wang.SH@ibm.com>
Tue, 13 Sep 2022 04:47:47 +0000 (00:47 -0400)
commit12e78d96f2fb46c7f4e2fc69db35f0a74502dd60
tree8c83c85dfffedd8a619a826589adf59ae0f7c98etree | snapshot
parentb14b0b5213e4ee0d7d0873c341a044f52195785acommit | diff
[PowerPC][NFC] Add base test case to show redundant spill of vector registers

Reviewed By: lkail

Differential Revision: https://reviews.llvm.org/D133543
llvm/test/CodeGen/PowerPC/aix32-vector-pair-cc-spills.ll [new file with mode: 0644] blob
llvm/test/CodeGen/PowerPC/aix64-vector-pair-cc-spills.ll [new file with mode: 0644] blob
Domain: System / Toolchain;