[AArch64] Add SME2.1 target feature for Armv9-A 2022 Architecture Extension
authorDavid Sherwood <david.sherwood@arm.com>
Thu, 3 Nov 2022 11:25:41 +0000 (11:25 +0000)
committerDavid Sherwood <david.sherwood@arm.com>
Mon, 7 Nov 2022 14:38:28 +0000 (14:38 +0000)
commit12a6572d41f195a5765b49322b46b246c30759fc
tree1a79ff12b5423127d891853c236c1626383bd590
parent9a45e4beede24fdcd6b7d95416d0447ba154651c
[AArch64] Add SME2.1 target feature for Armv9-A 2022 Architecture Extension

First patch in a series adding MC layer support for SME2.1.

This patch adds the following feature:

sme2p1

The reference can be found here:
https://developer.arm.com/documentation/ddi0602/2022-09

Differential Revision: https://reviews.llvm.org/D137410
51 files changed:
llvm/include/llvm/Support/AArch64TargetParser.def
llvm/include/llvm/Support/AArch64TargetParser.h
llvm/lib/Target/AArch64/AArch64.td
llvm/lib/Target/AArch64/AArch64InstrInfo.td
llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
llvm/test/MC/AArch64/SME2p1/directive-arch-negative.s [new file with mode: 0644]
llvm/test/MC/AArch64/SME2p1/directive-arch.s [new file with mode: 0644]
llvm/test/MC/AArch64/SME2p1/directive-arch_extension-negative.s [new file with mode: 0644]
llvm/test/MC/AArch64/SME2p1/directive-arch_extension.s [new file with mode: 0644]
llvm/test/MC/AArch64/SVE2p1/bfmlslb.s
llvm/test/MC/AArch64/SVE2p1/bfmlslt.s
llvm/test/MC/AArch64/SVE2p1/cntp.s
llvm/test/MC/AArch64/SVE2p1/fclamp.s
llvm/test/MC/AArch64/SVE2p1/fdot.s
llvm/test/MC/AArch64/SVE2p1/ld1b.s
llvm/test/MC/AArch64/SVE2p1/ld1d.s
llvm/test/MC/AArch64/SVE2p1/ld1h.s
llvm/test/MC/AArch64/SVE2p1/ld1q.s
llvm/test/MC/AArch64/SVE2p1/ld1w.s
llvm/test/MC/AArch64/SVE2p1/ldnt1b.s
llvm/test/MC/AArch64/SVE2p1/ldnt1d.s
llvm/test/MC/AArch64/SVE2p1/ldnt1h.s
llvm/test/MC/AArch64/SVE2p1/ldnt1w.s
llvm/test/MC/AArch64/SVE2p1/pext.s
llvm/test/MC/AArch64/SVE2p1/ptrue.s
llvm/test/MC/AArch64/SVE2p1/sdot.s
llvm/test/MC/AArch64/SVE2p1/sqcvtn.s
llvm/test/MC/AArch64/SVE2p1/sqcvtun.s
llvm/test/MC/AArch64/SVE2p1/sqrshrn.s
llvm/test/MC/AArch64/SVE2p1/sqrshrun.s
llvm/test/MC/AArch64/SVE2p1/st1b.s
llvm/test/MC/AArch64/SVE2p1/st1d.s
llvm/test/MC/AArch64/SVE2p1/st1h.s
llvm/test/MC/AArch64/SVE2p1/st1q.s
llvm/test/MC/AArch64/SVE2p1/st1w.s
llvm/test/MC/AArch64/SVE2p1/stnt1b.s
llvm/test/MC/AArch64/SVE2p1/stnt1d.s
llvm/test/MC/AArch64/SVE2p1/stnt1h.s
llvm/test/MC/AArch64/SVE2p1/stnt1w.s
llvm/test/MC/AArch64/SVE2p1/udot.s
llvm/test/MC/AArch64/SVE2p1/uqcvtn.s
llvm/test/MC/AArch64/SVE2p1/uqrshrn.s
llvm/test/MC/AArch64/SVE2p1/whilege.s
llvm/test/MC/AArch64/SVE2p1/whilegt.s
llvm/test/MC/AArch64/SVE2p1/whilehi.s
llvm/test/MC/AArch64/SVE2p1/whilehs.s
llvm/test/MC/AArch64/SVE2p1/whilele.s
llvm/test/MC/AArch64/SVE2p1/whilelo.s
llvm/test/MC/AArch64/SVE2p1/whilels.s
llvm/test/MC/AArch64/SVE2p1/whilelt.s
llvm/unittests/Support/TargetParserTest.cpp