projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5032c6e) | patch
[X86] Manually reimplement getTargetInsertSubreg in X86DAGToDAGISel::matchBitExtract...
authorCraig Topper <craig.topper@intel.com>
Fri, 16 Aug 2019 04:47:44 +0000 (04:47 +0000)
committerCraig Topper <craig.topper@intel.com>
Fri, 16 Aug 2019 04:47:44 +0000 (04:47 +0000)
commit120cffccf8c3a46f6003a3b5a6b0f39130df4bd2
tree70a70afec20870c5dfe95cf27aaf71c6e3f3bc34tree | snapshot
parent5032c6ea080372a3222cb91e684f5723f06a9b3acommit | diff
[X86] Manually reimplement getTargetInsertSubreg in X86DAGToDAGISel::matchBitExtract so we can call insertDAGNode on the target constant.

This is needed to maintain the topological sort order.

Fixes PR42992.

llvm-svn: 369084
llvm/lib/Target/X86/X86ISelDAGToDAG.cpp diff | blob | history
llvm/test/CodeGen/X86/pr42992.ll [new file with mode: 0644] blob
Domain: System / Toolchain;