projects / platform / kernel / linux-rpi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a8cf500) | patch
arm64: dts: lg: add missing cache properties
authorKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Fri, 21 Apr 2023 22:32:01 +0000 (00:32 +0200)
committerKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Thu, 13 Jul 2023 06:44:15 +0000 (08:44 +0200)
commit1193001081e98d13c786fe0cae407cb747104cdc
treefd6612bc8cda4405e93f9fc25c3203f5af8350a5tree | snapshot
parenta8cf500c42c751b992f5480c390d6ad2419472e0commit | diff
arm64: dts: lg: add missing cache properties

As all level 2 and level 3 caches are unified, add required
cache-unified and cache-level properties to fix warnings like:

  lg1312-ref.dtb: l2-cache0: 'cache-level' is a required property

Acked-by: Chanho Min <chanho.min@lge.com>
Link: https://lore.kernel.org/r/20230421223201.115439-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
arch/arm64/boot/dts/lg/lg1312.dtsi diff | blob | history
arch/arm64/boot/dts/lg/lg1313.dtsi diff | blob | history
Domain: System / Kernel;