projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 03406c5) | patch
[RISC-V] Fixed alias for addi x2, x2, 0
authorAna Pazos <apazos@codeaurora.org>
Thu, 9 Aug 2018 20:51:53 +0000 (20:51 +0000)
committerAna Pazos <apazos@codeaurora.org>
Thu, 9 Aug 2018 20:51:53 +0000 (20:51 +0000)
commit10de234905ea9dd310cb3047c7b9aa6c460c5653
tree60d3b609304482abae80224092a630cc09f4d6fdtree | snapshot
parent03406c50faa9d8f8a731551318644db2831bfa01commit | diff
[RISC-V] Fixed alias for addi x2, x2, 0

A missing check for non-zero immediate in MCOperandPredicate
caused c.addi16sp sp, 0 to be selected which is not a valid
instruction.

llvm-svn: 339381
llvm/lib/Target/RISCV/RISCVInstrInfoC.td diff | blob | history
llvm/test/MC/RISCV/rv32c-aliases-valid.s diff | blob | history
Domain: System / Toolchain;