projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 732149b) | patch
AMDGPU/GlobalISel: RegBankSelect for DS ordered add/swap
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Mon, 1 Jul 2019 17:04:57 +0000 (17:04 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Mon, 1 Jul 2019 17:04:57 +0000 (17:04 +0000)
commit1094e6a81430e76f0a6b836f52fa6e21726f5e6d
tree87d2a20519bf242b9b6ad12c58bd715a556b1130tree | snapshot
parent732149b24eb3451ad4c4065327dfe1cefb40bad6commit | diff
AMDGPU/GlobalISel: RegBankSelect for DS ordered add/swap

llvm-svn: 364811
llvm/include/llvm/IR/IntrinsicsAMDGPU.td diff | blob | history
llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.ordered.add.mir [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.ds.ordered.swap.mir [new file with mode: 0644] blob
Domain: System / Toolchain;