projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cbed1e4) | patch
[AArch64] AsmParser should be case insensitive about accepting vector register names.
authorRanjeet Singh <Ranjeet.Singh@arm.com>
Mon, 8 Jun 2015 21:32:16 +0000 (21:32 +0000)
committerRanjeet Singh <Ranjeet.Singh@arm.com>
Mon, 8 Jun 2015 21:32:16 +0000 (21:32 +0000)
commit10511a493e01d2ae46830e3b0f872cf733f940d8
tree80abf89db34b22517371a182fac27d6032c1eb33tree | snapshot
parentcbed1e4f793589107a59b6559515253ff610438fcommit | diff
[AArch64] AsmParser should be case insensitive about accepting vector register names.

Differential Revision: http://reviews.llvm.org/D10320

llvm-svn: 239353
llvm/lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp diff | blob | history
llvm/test/MC/AArch64/case-insen-reg-names.s [new file with mode: 0644] blob
Domain: System / Toolchain;