projects / platform / upstream / gcc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 22a8ab7) | patch
i386: Increase Skylake SImode pseudo register store cost
authorH.J. Lu <hongjiu.lu@intel.com>
Wed, 18 Sep 2019 19:49:19 +0000 (19:49 +0000)
committerH.J. Lu <hjl@gcc.gnu.org>
Wed, 18 Sep 2019 19:49:19 +0000 (12:49 -0700)
commit101a0841b6fad201172e90f716d6c1866d7b0a36
tree8bf69732553f5ab877eee2dbbdf83545ef978e34tree | snapshot
parent22a8ab772c37dc6250f2b22afe1e91b55fda41f5commit | diff
i386: Increase Skylake SImode pseudo register store cost

On Skylake, SImode store cost isn't less than half cost of 128-bit vector
store.  This patch increases Skylake SImode pseudo register store cost to
make it the same as QImode and HImode.

gcc/

PR target/91446
* config/i386/x86-tune-costs.h (skylake_cost): Increase SImode
pseudo register store cost from 3 to 6 to make it the same as
QImode and HImode.

gcc/testsuite/

PR target/91446
* gcc.target/i386/pr91446.c: New test.

From-SVN: r275905
gcc/ChangeLog diff | blob | history
gcc/config/i386/x86-tune-costs.h diff | blob | history
gcc/testsuite/ChangeLog diff | blob | history
gcc/testsuite/gcc.target/i386/pr91446.c [new file with mode: 0644] blob
Domain: System / Toolchain;