review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Dávid Bolvanský <david.bolvansky@gmail.com>
	Mon, 17 Aug 2020 18:42:57 +0000 (20:42 +0200)
committer	Dávid Bolvanský <david.bolvansky@gmail.com>
	Mon, 17 Aug 2020 18:44:33 +0000 (20:44 +0200)
commit	0f14b2e6cbb54c84ed3b00b0db521f5ce2d1e3f2
tree	0746c37b3110bcc9071c2d59fff278323e2cf80b	tree \| snapshot
parent	5a7b61b1831e003384ae1dbc4136c27cd7a5e90c	commit \| diff

Revert "[BPI] Improve static heuristics for integer comparisons"

This reverts commit 50c743fa713002fe4e0c76d23043e6c1f9e9fe6f. Patch will be split to smaller ones.

63 files changed:

compiler-rt/test/profile/Linux/counter_promo_for.c		diff \| blob \| history
compiler-rt/test/profile/Linux/counter_promo_while.c		diff \| blob \| history
llvm/include/llvm/Analysis/BranchProbabilityInfo.h		diff \| blob \| history
llvm/lib/Analysis/BranchProbabilityInfo.cpp		diff \| blob \| history
llvm/test/Analysis/BranchProbabilityInfo/loop.ll		diff \| blob \| history
llvm/test/Analysis/BranchProbabilityInfo/zero_heuristics.ll	[moved from llvm/test/Analysis/BranchProbabilityInfo/integer_heuristics.ll with 67% similarity]	diff \| blob \| history
llvm/test/CodeGen/AArch64/aarch64-gep-opt.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/branch-relax-alignment.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/combine-comparisons-by-cse.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/cond-br-tuning.ll		diff \| blob \| history
llvm/test/CodeGen/AArch64/fast-isel-cmp-branch.ll		diff \| blob \| history
llvm/test/CodeGen/ARM/2011-12-14-machine-sink.ll		diff \| blob \| history
llvm/test/CodeGen/ARM/cmpxchg-weak.ll		diff \| blob \| history
llvm/test/CodeGen/ARM/lsr-unfolded-offset.ll		diff \| blob \| history
llvm/test/CodeGen/ARM/machine-cse-cmp.ll		diff \| blob \| history
llvm/test/CodeGen/Hexagon/newvaluejump2.ll		diff \| blob \| history
llvm/test/CodeGen/Mips/brcongt.ll		diff \| blob \| history
llvm/test/CodeGen/Mips/brconlt.ll		diff \| blob \| history
llvm/test/CodeGen/Mips/brconne.ll		diff \| blob \| history
llvm/test/CodeGen/Mips/compactbranches/no-beqzc-bnezc.ll		diff \| blob \| history
llvm/test/CodeGen/Mips/lcb2.ll		diff \| blob \| history
llvm/test/CodeGen/Mips/lcb5.ll		diff \| blob \| history
llvm/test/CodeGen/Mips/longbranch/compact-branches-long-branch.ll		diff \| blob \| history
llvm/test/CodeGen/Mips/seleq.ll		diff \| blob \| history
llvm/test/CodeGen/Mips/selle.ll		diff \| blob \| history
llvm/test/CodeGen/PowerPC/brcond.ll		diff \| blob \| history
llvm/test/CodeGen/PowerPC/memCmpUsedInZeroEqualityComparison.ll		diff \| blob \| history
llvm/test/CodeGen/PowerPC/redundant-copy-after-tail-dup.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/branch.ll		diff \| blob \| history
llvm/test/CodeGen/RISCV/rv64m-w-insts-legalization.ll		diff \| blob \| history
llvm/test/CodeGen/SystemZ/int-cmp-37.ll		diff \| blob \| history
llvm/test/CodeGen/SystemZ/int-cmp-40.ll		diff \| blob \| history
llvm/test/CodeGen/Thumb2/LowOverheadLoops/mve-float-loops.ll		diff \| blob \| history
llvm/test/CodeGen/Thumb2/LowOverheadLoops/varying-outer-2d-reduction.ll		diff \| blob \| history
llvm/test/CodeGen/Thumb2/mve-postinc-distribute.ll		diff \| blob \| history
llvm/test/CodeGen/Thumb2/mve-postinc-lsr.ll		diff \| blob \| history
llvm/test/CodeGen/Thumb2/mve-satmul-loops.ll		diff \| blob \| history
llvm/test/CodeGen/Thumb2/thumb2-branch.ll		diff \| blob \| history
llvm/test/CodeGen/X86/3addr-16bit.ll		diff \| blob \| history
llvm/test/CodeGen/X86/absolute-cmp.ll		diff \| blob \| history
llvm/test/CodeGen/X86/atomic-flags.ll		diff \| blob \| history
llvm/test/CodeGen/X86/atomic-unordered.ll		diff \| blob \| history
llvm/test/CodeGen/X86/bmi.ll		diff \| blob \| history
llvm/test/CodeGen/X86/bt.ll		diff \| blob \| history
llvm/test/CodeGen/X86/conditional-tailcall-pgso.ll		diff \| blob \| history
llvm/test/CodeGen/X86/conditional-tailcall.ll		diff \| blob \| history
llvm/test/CodeGen/X86/fast-isel-cmp-branch2.ll		diff \| blob \| history
llvm/test/CodeGen/X86/funnel-shift.ll		diff \| blob \| history
llvm/test/CodeGen/X86/indirect-branch-tracking-eh2.ll		diff \| blob \| history
llvm/test/CodeGen/X86/jump_sign.ll		diff \| blob \| history
llvm/test/CodeGen/X86/lsr-negative-stride.ll		diff \| blob \| history
llvm/test/CodeGen/X86/machine-cse.ll		diff \| blob \| history
llvm/test/CodeGen/X86/memcmp-more-load-pairs.ll		diff \| blob \| history
llvm/test/CodeGen/X86/memcmp-optsize.ll		diff \| blob \| history
llvm/test/CodeGen/X86/memcmp-pgso.ll		diff \| blob \| history
llvm/test/CodeGen/X86/memcmp.ll		diff \| blob \| history
llvm/test/CodeGen/X86/neg_cmp.ll		diff \| blob \| history
llvm/test/CodeGen/X86/nobt.ll		diff \| blob \| history
llvm/test/CodeGen/X86/pr29170.ll		diff \| blob \| history
llvm/test/CodeGen/X86/wide-integer-cmp.ll		diff \| blob \| history
llvm/test/DebugInfo/COFF/fpo-shrink-wrap.ll		diff \| blob \| history
llvm/test/Transforms/PGOProfile/counter_promo_mexits.ll		diff \| blob \| history
llvm/test/Transforms/PGOProfile/landingpad.ll		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom