projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5b8c440) | patch
[Hexagon] Updating muxir/ri/ii intrinsics. Setting predicate registers as compatible...
authorColin LeMahieu <colinl@codeaurora.org>
Mon, 19 Jan 2015 20:31:18 +0000 (20:31 +0000)
committerColin LeMahieu <colinl@codeaurora.org>
Mon, 19 Jan 2015 20:31:18 +0000 (20:31 +0000)
commit0ee02fc9fea7107898390680d925238fa5cc0924
tree70162fd18cdb50e3fc9db832ea2fc518d6584607tree | snapshot
parent5b8c4401003f6eb597d0dc42f6e38e41f83306c7commit | diff
[Hexagon] Updating muxir/ri/ii intrinsics.  Setting predicate registers as compatible with i32 rather than doing custom type conversion.

llvm-svn: 226500
llvm/lib/Target/Hexagon/HexagonISelDAGToDAG.cpp diff | blob | history
llvm/lib/Target/Hexagon/HexagonIntrinsics.td diff | blob | history
llvm/lib/Target/Hexagon/HexagonRegisterInfo.td diff | blob | history
llvm/test/CodeGen/Hexagon/intrinsics-alu32-2.ll diff | blob | history
Domain: System / Toolchain;