projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f75dcbe) | patch
[AArch64][InstructionSelector] Teach the selector how to handle vector OR.
authorQuentin Colombet <qcolombet@apple.com>
Tue, 11 Oct 2016 00:21:11 +0000 (00:21 +0000)
committerQuentin Colombet <qcolombet@apple.com>
Tue, 11 Oct 2016 00:21:11 +0000 (00:21 +0000)
commit0e5312787e81c837d1e2a2347145ea0b27c22bf8
tree142cd35e585b48cd86cd75030ed649fd7c7787fatree | snapshot
parentf75dcbef200540dab900e34396a542619d762f0acommit | diff
[AArch64][InstructionSelector] Teach the selector how to handle vector OR.

This only adds the support for 64-bit vector OR. Adding more sizes is
not difficult, but it requires a bigger refactoring because ORs work on
any size, not necessarly the ones that match the width of the register
width. Right now, this is not expressed in the legalization, so don't
bother pushing the refactoring yet.

llvm-svn: 283831
llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp diff | blob | history
llvm/test/CodeGen/AArch64/GlobalISel/arm64-instructionselect.mir diff | blob | history
Domain: System / Toolchain;