review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	Matt Arsenault <Matthew.Arsenault@amd.com>
	Fri, 31 Aug 2018 05:49:54 +0000 (05:49 +0000)
committer	Matt Arsenault <Matthew.Arsenault@amd.com>
	Fri, 31 Aug 2018 05:49:54 +0000 (05:49 +0000)
commit	0da6350dc89670f415ac7939d607458b9dfb4089
tree	f27cf0a5f8b38d8c35886b7da7432e346f97487a	tree \| snapshot
parent	e7ec083f198a828fc0052652d5f051208391d34b	commit \| diff

AMDGPU: Remove remnants of old address space mapping

llvm-svn: 341165

89 files changed:

llvm/lib/Target/AMDGPU/AMDGPU.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUAliasAnalysis.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUAnnotateUniformValues.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUCallLowering.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUHSAMetadataStreamer.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUInline.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUInstructions.td		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUPerfHintAnalysis.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h		diff \| blob \| history
llvm/lib/Target/AMDGPU/BUFInstructions.td		diff \| blob \| history
llvm/lib/Target/AMDGPU/FLATInstructions.td		diff \| blob \| history
llvm/lib/Target/AMDGPU/R600ISelLowering.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/R600InstrInfo.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/R600Instructions.td		diff \| blob \| history
llvm/lib/Target/AMDGPU/SIISelLowering.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/SIInstrInfo.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp		diff \| blob \| history
llvm/lib/Target/AMDGPU/SMInstructions.td		diff \| blob \| history
llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/alloca.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/call-return-types.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/combine_vloads.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/debug-value.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/debug-value2.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/debugger-emit-prologue.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/debugger-insert-nops.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/dynamic_stackalloc.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/env-amdgiz.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/env-amdgizcl.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/extload-align.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/extract_vector_elt-f16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/extract_vector_elt-f64.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/extract_vector_elt-i16.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/extract_vector_elt-i64.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/fence-amdgiz.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/fence-barrier.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/frame-index-amdgiz.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/function-returns.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/hsa-metadata-kernel-debug-props.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/invalid-alloca.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/load-constant-i1.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/load-global-i1.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/load-local-i1.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/load-local-i8.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/load-private-double16-amdgiz.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/memory-legalizer-store-infinite-loop.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/nullptr.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/promote-alloca-invariant-markers.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/r600.amdgpu-alias-analysis.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/scratch-simple.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/setcc.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/sext-in-reg.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/shl.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/si-lower-control-flow.mir		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/sibling-call.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/simplify-libcalls.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/sra.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/store-global.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/store-local.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/trunc-vector-store-assertion-failure.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/unknown-processor.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/unsupported-calls.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/vector-alloca.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/vgpr-spill-emergency-stack-slot-compute.ll		diff \| blob \| history
llvm/test/CodeGen/AMDGPU/vgpr-spill-emergency-stack-slot.ll		diff \| blob \| history
llvm/test/tools/llvm-objdump/AMDGPU/source-lines.ll		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom