projects / platform / kernel / linux-exynos.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 68c9b7e) | patch
MIPS: ralink: mt7620: Add spi clock definition
authorJohn Crispin <blogic@openwrt.org>
Fri, 23 Aug 2013 06:31:32 +0000 (08:31 +0200)
committerRalf Baechle <ralf@linux-mips.org>
Wed, 4 Sep 2013 14:58:06 +0000 (16:58 +0200)
commit0d4649684ca6cbc536fcc509e7aac0b34bb4146a
treed1efbf82bb324384eff026d0314ca1ac755c02a3tree | snapshot
parent68c9b7ed9ead9c5b38c2efa690b6bdae00a09d8ccommit | diff
MIPS: ralink: mt7620: Add spi clock definition

Register a clock device for the SPI block of the
MT7620 SoC. The clock device will be used by the
SPI host controller driver to determine the base
clock of the controller.

Signed-off-by: John Crispin <blogic@openwrt.org>
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5754/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
arch/mips/ralink/mt7620.c diff | blob | history
Domain: System / Kernel;