projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b4c840e) | patch
[RISCV] Remove Features from CPUInfo in RISCVTargetParser.
authorCraig Topper <craig.topper@sifive.com>
Fri, 20 Jan 2023 18:03:37 +0000 (10:03 -0800)
committerCraig Topper <craig.topper@sifive.com>
Fri, 20 Jan 2023 18:03:37 +0000 (10:03 -0800)
commit0ccbf911668786fbde7e1107c08c3eeef0f1eb4b
treeed0875c23b76b3c1da8d160fa22234fa643f45aftree | snapshot
parentb4c840e70b630532325267a3dd81550569c5f0f9commit | diff
[RISCV] Remove Features from CPUInfo in RISCVTargetParser.

Instead of having separate feature bits, get information from march.
Invalid is now implied by empty march.
64-bit is now implied by march starting with "rv64".

Reviewed By: fpetrogalli

Differential Revision: https://reviews.llvm.org/D142230
llvm/include/llvm/TargetParser/RISCVTargetParser.h diff | blob | history
llvm/lib/TargetParser/RISCVTargetParser.cpp diff | blob | history
llvm/utils/TableGen/RISCVTargetDefEmitter.cpp diff | blob | history
Domain: System / Toolchain;