review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: 6195ed8) | patch

author	Craig Topper <craig.topper@intel.com>
	Sun, 29 Sep 2019 01:24:22 +0000 (01:24 +0000)
committer	Craig Topper <craig.topper@intel.com>
	Sun, 29 Sep 2019 01:24:22 +0000 (01:24 +0000)
commit	0ac4aacea83b0145e06073186b77d3bae94e917d
tree	1b3621d0f8fe4bb178fbb431521d90784640ae10	tree \| snapshot
parent	6195ed83978c7f97d2c415d1903d7a33ccd8b47f	commit \| diff

[X86] Enable canonicalizeBitSelect for AVX512 since we can use VPTERNLOG now.

llvm-svn: 373155

18 files changed:

llvm/lib/Target/X86/X86ISelLowering.cpp		diff \| blob \| history
llvm/test/CodeGen/X86/combine-bitselect.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vec-copysign-avx512.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshl-128.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshl-256.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshl-512.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshl-rot-128.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshl-rot-256.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshl-rot-512.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshr-128.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshr-256.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshr-512.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshr-rot-128.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshr-rot-256.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-fshr-rot-512.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-rotate-128.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-rotate-256.ll		diff \| blob \| history
llvm/test/CodeGen/X86/vector-rotate-512.ll		diff \| blob \| history

Domain: System / Toolchain;