projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d94a770) | patch
[TableGen] Reorder some checks in TreePatternNode::isIsomorphicTo to speedup -gen...
authorCraig Topper <craig.topper@sifive.com>
Sun, 9 Apr 2023 07:42:35 +0000 (00:42 -0700)
committerCraig Topper <craig.topper@sifive.com>
Sun, 9 Apr 2023 07:54:50 +0000 (00:54 -0700)
commit0ab1559a3d92aad896aebaf7912ee6789d6bef06
treed22dff1223ada7c227cea65413e7ba6276d226b5tree | snapshot
parentd94a770f7b05161e0b8bc87975cfbc7f79d4b497commit | diff
[TableGen] Reorder some checks in TreePatternNode::isIsomorphicTo to speedup -gen-dag-isel for RISC-V.

Comparing types is quite expensive when hardware modes are being
used. Checking the operator first can let us detect mismatches
earlier without checking types.
llvm/utils/TableGen/CodeGenDAGPatterns.cpp diff | blob | history
Domain: System / Toolchain;