drm/mgag200: Compute PLL values during atomic check
authorThomas Zimmermann <tzimmermann@suse.de>
Wed, 14 Jul 2021 14:22:40 +0000 (16:22 +0200)
committerThomas Zimmermann <tzimmermann@suse.de>
Sun, 8 Aug 2021 18:14:14 +0000 (20:14 +0200)
commit0a6dab7d07d25c6d1e6dff0c31bac11ef1803f8a
tree15f0ee11bf16ce42d1d221b21ee5c4dac3b2becb
parent51b569394b47018132edde01b50e77a4e5f3919d
drm/mgag200: Compute PLL values during atomic check

PLL setup can fail if the display mode's clock is not supported by
any PLL configuration. Compute the PLL values during atomic check, so
that atomic commits can fail at the appropriate time. If successful,
use the values in the atomic-update phase.

Signed-off-by: Thomas Zimmermann <tzimmermann@suse.de>
Acked-by: Sam Ravnborg <sam@ravnborg.org>
Link: https://patchwork.freedesktop.org/patch/msgid/20210714142240.21979-14-tzimmermann@suse.de
drivers/gpu/drm/mgag200/mgag200_drv.h
drivers/gpu/drm/mgag200/mgag200_mode.c