projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e57237f) | patch
[RISCV] Add tests to show missed opportunities to use rori for fshr intrinsic with...
authorCraig Topper <craig.topper@sifive.com>
Sun, 1 Nov 2020 20:10:47 +0000 (12:10 -0800)
committerCraig Topper <craig.topper@sifive.com>
Sun, 1 Nov 2020 20:25:47 +0000 (12:25 -0800)
commit090e8472ae7e7c606ecd2bbb19bbf5ce1dc2b39b
tree710888ffea2fa5b63ac1f5dc043e86a53cbae1bftree | snapshot
parente57237f19875fcb2977b15689b7eefec2dbcc828commit | diff
[RISCV] Add tests to show missed opportunities to use rori for fshr intrinsic with same inputs. NFC

The fshr intrinsic with same inputs produces rotr ISD node. The
fshl intrinsic produces rotl ISD node.

There were only test cases and isel patterns for the fshl/rotl case.
This patch adds fshr/rotr test cases.
llvm/test/CodeGen/RISCV/rv32Zbbp.ll diff | blob | history
llvm/test/CodeGen/RISCV/rv64Zbbp.ll diff | blob | history
Domain: System / Toolchain;