projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9be193b) | patch
GlobalISel: Add G_ASSERT_ALIGN hint instruction
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Tue, 4 Jan 2022 21:33:20 +0000 (16:33 -0500)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Wed, 12 Jan 2022 23:20:58 +0000 (18:20 -0500)
commit07ddfa95e3b5ea8464e90545f592624221b854ae
tree3982722aee7aca79be4a35b40b9cdc75e6293c45tree | snapshot
parent9be193bc58b356e2d2e0bddff59a404358e2c75ecommit | diff
GlobalISel: Add G_ASSERT_ALIGN hint instruction

Insert it for call return values only for now, which is the only case
the DAG handles also.
llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h diff | blob | history
llvm/include/llvm/Support/TargetOpcodes.def diff | blob | history
llvm/include/llvm/Target/GenericOpcodes.td diff | blob | history
llvm/lib/CodeGen/GlobalISel/CallLowering.cpp diff | blob | history
llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp diff | blob | history
llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp diff | blob | history
llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp diff | blob | history
llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-assert-align.ll [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-assert-align.mir [new file with mode: 0644] blob
llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp diff | blob | history
Domain: System / Toolchain;