ARC: HSDK: CGU: Update AXI, TUN, ARC clock options
authorEugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Tue, 16 Jan 2018 17:44:25 +0000 (20:44 +0300)
committerAlexey Brodkin <abrodkin@synopsys.com>
Fri, 19 Jan 2018 14:59:35 +0000 (17:59 +0300)
commit075cbae1639189a9d9c76e74e954721f354f397a
tree7d10db927078e61b2b4b718ee18cdbc521b73e66
parent5aec2569a67f33c4ee58f7eb3a8a3d75751e3d49
ARC: HSDK: CGU: Update AXI, TUN, ARC clock options

Update default AXI, TUN, ARC clock set options:
instead of changing only IDIV divider settings adjust also domain PLL
settings.

Add support of TUN_ROM and TUN_PWM clocks (subclocks of TUNN_PLL)

Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
drivers/clk/clk-hsdk-cgu.c
include/dt-bindings/clock/snps,hsdk-cgu.h