armv8/ls1043: Add workaround for DDR erratum A-008850
authorShengzhou Liu <Shengzhou.Liu@nxp.com>
Thu, 7 Apr 2016 08:22:21 +0000 (16:22 +0800)
committerYork Sun <york.sun@nxp.com>
Tue, 17 May 2016 16:26:19 +0000 (09:26 -0700)
commit074596c0b5f4e9a3642a3159a9fc7f8b8064c18a
tree645933dc5c430f57d2c27ce98af98329d02852e0
parentaeaec0e682f45b9e0c62c522fafea353931f73ed
armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
arch/arm/cpu/armv8/fsl-layerscape/soc.c
arch/arm/include/asm/arch-fsl-layerscape/config.h
board/freescale/ls1043aqds/ddr.c
board/freescale/ls1043aqds/ddr.h
board/freescale/ls1043aqds/ls1043aqds.c
board/freescale/ls1043ardb/ddr.c
board/freescale/ls1043ardb/ddr.h
board/freescale/ls1043ardb/ls1043ardb.c
include/fsl_ddr_sdram.h