projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2e244f0) | patch
scsi: hisi_sas: add controller reset
authorXiang Chen <chenxiang66@hisilicon.com>
Wed, 22 Mar 2017 17:25:18 +0000 (01:25 +0800)
committerMartin K. Petersen <martin.petersen@oracle.com>
Thu, 23 Mar 2017 15:12:01 +0000 (11:12 -0400)
commit06ec0fb97c028102c95d52422fd6dc5ac701039f
treec28bb8ca5a68622bb4a8e78348f2ec78eaa10c2ctree | snapshot
parent2e244f0f5bcaa95e8b9006282d7c1ad07605d4fecommit | diff
scsi: hisi_sas: add controller reset

There are some scenarios that we need to warm-reset to reset registers
of SAS controller. During reset we disable interrupts/DQs/PHYs, and
after reset we re-init the hardware and rescan the topology to see if
anything changed.

Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
Signed-off-by: Xiaofei Tan <tanxiaofei@huawei.com>
Signed-off-by: John Garry <john.garry@huawei.com>
Signed-off-by: Martin K. Petersen <martin.petersen@oracle.com>
drivers/scsi/hisi_sas/hisi_sas.h diff | blob | history
drivers/scsi/hisi_sas/hisi_sas_main.c diff | blob | history
drivers/scsi/hisi_sas/hisi_sas_v2_hw.c diff | blob | history
Domain: System / Kernel;