projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c61ff3b) | patch
AMDGPU/GlobalISel: Mark i32->i64 zext as legal
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Thu, 1 Mar 2018 20:56:21 +0000 (20:56 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Thu, 1 Mar 2018 20:56:21 +0000 (20:56 +0000)
commit0529a8e2de9bbf2537bd636279d557a457b5fa65
tree816beafd6d710e27b8254ebf124eb60236656228tree | snapshot
parentc61ff3bef1d87cb7ba37b087e6afea4ac563b5afcommit | diff
AMDGPU/GlobalISel: Mark i32->i64 zext as legal

llvm-svn: 326481
llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-zext.mir [new file with mode: 0644] blob
Domain: System / Toolchain;