projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 42ec6fd) | patch
AMDGPU/GlobalISel: Fix xnor matching
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Fri, 21 Feb 2020 02:12:04 +0000 (21:12 -0500)
committerMatt Arsenault <arsenm2@gmail.com>
Fri, 21 Feb 2020 16:42:49 +0000 (11:42 -0500)
commit043ed2e22ac442c2116f5df6367d3889ea0b9de1
tree3058285c7cd218b4f4d7650eeb5187959220c006tree | snapshot
parent42ec6fdce92090c02a10506fbdb2257fdbc2d1fdcommit | diff
AMDGPU/GlobalISel: Fix xnor matching

We should try the generated matchers before the manual selection. This
means the patterns are now handling the common cases, but the manual
selection code is not yet dead. It's still handling the non-s32/s64
cases (like v2s16 and v2s32). Currently tablegen doesn't have a nice
way to have a single pattern that covers multiple types.
llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-and.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-or.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-or3.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-xor3.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-xor.mir diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/xnor.ll diff | blob | history
Domain: System / Toolchain;