projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6d6e328) | patch
[ARM] in ExpandTMOV32BitImm, CPSR register ops should be `Define`d
authorTies Stuij <ties@stuij.se>
Tue, 27 Jun 2023 13:28:53 +0000 (14:28 +0100)
committerTies Stuij <ties.stuij@arm.com>
Tue, 27 Jun 2023 13:58:22 +0000 (14:58 +0100)
commit03db28edbb71ea62be133d478c872c5d825b7389
treec57423ecbbf6846420e647f1a8c05d92211a69c9tree | snapshot
parent6d6e32895b1504189d10bae20310a6c67f852fb4commit | diff
[ARM] in ExpandTMOV32BitImm, CPSR register ops should be `Define`d

The CPSR registers ops of the instructions constructed in ExpandTMOV32BitImm
were marked as kill, instead of define. Best to use the pre-existing
t1CondCodeOp fn to construct CPSRs.

Reviewed By: simonwallis2

Differential Revision: https://reviews.llvm.org/D153763
llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp diff | blob | history
llvm/test/CodeGen/ARM/execute-only.ll diff | blob | history
Domain: System / Toolchain;