soc/tegra: regulators: Support core domain state syncing
authorDmitry Osipenko <digetx@gmail.com>
Tue, 1 Jun 2021 02:31:19 +0000 (05:31 +0300)
committerThierry Reding <treding@nvidia.com>
Wed, 2 Jun 2021 08:58:55 +0000 (10:58 +0200)
commit029f7e24a65df641ac843cda8dabe359ff0826eb
tree80d9fee4e0dc803b899bcd01b448875e402240c7
parent41bafa698ddd07533914f34aeb432e762ed0cd30
soc/tegra: regulators: Support core domain state syncing

The core voltage shall not drop until state of core domain is synced,
i.e. all device drivers that use core domain are loaded and ready.

Support core domain state syncing. The core domain driver invokes the
core-regulator voltage syncing once the state of domain is synced, at
this point the core voltage is allowed to go lower than the level left
after bootloader.

Tested-by: Peter Geis <pgwipeout@gmail.com> # Ouya T30
Tested-by: Paul Fertser <fercerpav@gmail.com> # PAZ00 T20
Tested-by: Nicolas Chauvet <kwizart@gmail.com> # PAZ00 T20 and TK1 T124
Tested-by: Matt Merhar <mattmerhar@protonmail.com> # Ouya T30
Reviewed-by: Ulf Hansson <ulf.hansson@linaro.org>
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/soc/tegra/regulators-tegra20.c
drivers/soc/tegra/regulators-tegra30.c