MIPS: Loongson-3: Fix fp register access if MSA enabled
authorHuacai Chen <chenhc@lemote.com>
Mon, 24 Aug 2020 07:44:03 +0000 (15:44 +0800)
committerThomas Bogendoerfer <tsbogend@alpha.franken.de>
Tue, 22 Sep 2020 11:07:22 +0000 (13:07 +0200)
commit01ce6d4d2c8157b076425e3dd8319948652583c5
treefb11df3825b051f1cfcb1aecf681b7b5fffc28b9
parentb959b97860d0fee8c8f6a3e641d3c2ad76eab6be
MIPS: Loongson-3: Fix fp register access if MSA enabled

If MSA is enabled, FPU_REG_WIDTH is 128 rather than 64, then get_fpr64()
/set_fpr64() in the original unaligned instruction emulation code access
the wrong fp registers. This is because the current code doesn't specify
the correct index field, so fix it.

Fixes: f83e4f9896eff614d0f2547a ("MIPS: Loongson-3: Add some unaligned instructions emulation")
Signed-off-by: Huacai Chen <chenhc@lemote.com>
Signed-off-by: Pei Huang <huangpei@loongson.cn>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
arch/mips/loongson64/cop2-ex.c