projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fbf67d8) | patch
GlobalISel: Add GINodeEquiv for min/max
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Mon, 1 Jul 2019 13:22:04 +0000 (13:22 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Mon, 1 Jul 2019 13:22:04 +0000 (13:22 +0000)
commit01bb075c1f9a36baf9c5a632faa668522dee8e8d
tree38f64d5d66d8d9fdce4afa720f5ef50525bb8dd3tree | snapshot
parentfbf67d88de2146f51afcae0acbaad5e890e64c80commit | diff
GlobalISel: Add GINodeEquiv for min/max

llvm-svn: 364759
llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td diff | blob | history
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-smax.mir [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-smin.mir [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-umax.mir [new file with mode: 0644] blob
llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-umin.mir [new file with mode: 0644] blob
Domain: System / Toolchain;