Automatic date update in version.in

[platform/upstream/binutils.git] / opcodes / ChangeLog

diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog
index 42e09dd..85e2f03 100644 (file)
--- a/opcodes/ChangeLog
+++ b/opcodes/ChangeLog
@@ -1,3 +1,115 @@
+2014-11-30  Alan Modra  <amodra@gmail.com>
+
+       * ppc-opc.c (powerpc_opcodes): Make mftb* generate mfspr for
+       power4 and later.
+
+2014-11-28  Alan Modra  <amodra@gmail.com>
+
+       * ppc-opc.c (powerpc_opcodes <mftb>): Don't deprecate for power7.
+       (TB): Delete.
+       (insert_tbr, extract_tbr): Validate tbr number.
+
+2014-11-17  Ilya Tocar  <ilya.tocar@intel.com>
+
+       * i386-dis-evex.c (evex_table): Add vpermi2b, vpermt2b, vpermb,
+       vpmultishiftqb.
+       * i386-dis.c (PREFIX enum): Add PREFIX_EVEX_0F3883, EVEX_W_0F3883_P_2.
+       * i386-gen.c (cpu_flag_init): Add CPU_AVX512VBMI_FLAGS.
+       (cpu_flags): Add CpuAVX512VBMI.
+       * i386-opc.h (enum): Add CpuAVX512VBMI.
+       (i386_cpu_flags): Add cpuavx512vbmi.
+       * i386-opc.tbl: Add vpmadd52luq, vpmultishiftqb, vpermb, vpermi2b,
+       vpermt2b.
+       * i386-init.h: Regenerated.
+       * i386-tbl.h: Likewise.
+
+2014-11-17  Ilya Tocar  <ilya.tocar@intel.com>
+
+       * i386-dis-evex.c (evex_table): Add vpmadd52luq, vpmadd52huq.
+       * i386-dis.c (PREFIX enum): Add PREFIX_EVEX_0F38B4,
+       PREFIX_EVEX_0F38B5.
+       * i386-gen.c (cpu_flag_init): Add CPU_AVX512IFMA_FLAGS.
+       (cpu_flags): Add CpuAVX512IFMA.
+       * i386-opc.h (enum): Add CpuAVX512IFMA.
+       (i386_cpu_flags): Add cpuavx512ifma.
+       * i386-opc.tbl: Add vpmadd52huq, vpmadd52luq.
+       * i386-init.h: Regenerated.
+       * i386-tbl.h: Likewise.
+
+2014-11-17  Ilya Tocar  <ilya.tocar@intel.com>
+
+       * i386-dis.c (PREFIX enum): Add PREFIX_RM_0_0FAE_REG_7.
+       (prefix_table): Add pcommit.
+       * i386-gen.c (cpu_flag_init): Add CPU_PCOMMIT_FLAGS.
+       (cpu_flags): Add CpuPCOMMIT.
+       * i386-opc.h (enum): Add CpuPCOMMIT.
+       (i386_cpu_flags): Add cpupcommit.
+       * i386-opc.tbl: Add pcommit.
+       * i386-init.h: Regenerated.
+       * i386-tbl.h: Likewise.
+
+2014-11-17  Ilya Tocar  <ilya.tocar@intel.com>
+
+       * i386-dis.c (PREFIX enum): Add PREFIX_0FAE_REG_6.
+       (prefix_table): Add clwb.
+       * i386-gen.c (cpu_flag_init): Add CPU_CLWB_FLAGS.
+       (cpu_flags): Add CpuCLWB.
+       * i386-opc.h (enum): Add CpuCLWB.
+       (i386_cpu_flags): Add cpuclwb.
+       * i386-opc.tbl: Add clwb.
+       * i386-init.h: Regenerated.
+       * i386-tbl.h: Likewise.
+
+2014-11-03  Nick Clifton  <nickc@redhat.com>
+
+       * po/fi.po: Updated Finnish translation.
+
+2014-10-29  Nick Clifton  <nickc@redhat.com>
+
+       * po/de.po: Updated German translation.
+
+2014-10-28  Alan Modra  <amodra@gmail.com>
+
+       Apply trunk patches
+       2014-10-21  Jan Beulich  <jbeulich@suse.com>
+       * ppc-opc.c (powerpc_opcodes): Enable msgclr and msgsnd on Power8.
+
+2014-10-15  Tristan Gingold  <gingold@adacore.com>
+
+       * configure: Regenerate.
+
+2014-10-09  Jose E. Marchesi  &lt;jose.marchesi@oracle.com&gt;
+
+       * sparc-opc.c (sparc-opcodes): Remove instructions `chkpt',
+       `commit', `random', `wr r,r,%cps', `wr r,i,%cps' and `rd %cps,r'.
+       Annotate table with HWCAP2 bits.
+       Add instructions xmontmul, xmontsqr, xmpmul.
+       (sparc-opcodes): Add the `mwait',  `wr r,r,%mwait', `wr
+       r,i,%mwait' and `rd %mwait,r' instructions.
+       Add rd/wr instructions for accessing the %mcdper ancillary state
+       register.
+       (sparc-opcodes): Add sparc5/vis4.0 instructions:
+       subxc, subxccc, fpadd8, fpadds8, fpaddus8, fpaddus16, fpcmple8,
+       fpcmpgt8, fpcmpule16, fpcmpugt16, fpcmpule32, fpcmpugt32, fpmax8,
+       fpmax16, fpmax32, fpmaxu8, fpmaxu16, fpmaxu32, fpmin8, fpmin16,
+       fpmin32, fpminu8, fpminu16, fpminu32, fpsub8, fpsubs8, fpsubus8,
+       fpsubus16, and faligndatai.
+       * sparc-dis.c (v9a_asr_reg_names): Add the %mwait (%asr28)
+       ancillary state register to the table.
+       (print_insn_sparc): Handle the %mcdper ancillary state register.
+       (print_insn_sparc): Handle new operand type '}'.
+
+2014-09-22  H.J. Lu  <hongjiu.lu@intel.com>
+
+       * i386-dis.c (MOD_0F20): Removed.
+       (MOD_0F21): Likewise.
+       (MOD_0F22): Likewise.
+       (MOD_0F23): Likewise.
+       (dis386_twobyte): Replace MOD_0F20, MOD_0F21, MOD_0F22 and
+       MOD_0F23 with "movZ".
+       (mod_table): Remove MOD_0F20, MOD_0F21, MOD_0F22 and MOD_0F23.
+       (OP_R): Check mod/rm byte and call OP_E_register.
+
 2014-09-16 Kuan-Lin Chen <kuanlinchentw@gmail.com>
 
        * nds32-asm.c (nds32_opcodes, operand_fields, keyword_im5_i,