#include "phy-qcom-qmp-pcs-v3.h"
#include "phy-qcom-qmp-pcs-misc-v3.h"
+#include "phy-qcom-qmp-pcs-v4.h"
+#include "phy-qcom-qmp-pcs-pcie-v4.h"
+#include "phy-qcom-qmp-pcs-usb-v4.h"
+#include "phy-qcom-qmp-pcs-ufs-v4.h"
+
/* Only for QMP V3 & V4 PHY - DP COM registers */
#define QPHY_V3_DP_COM_PHY_MODE_CTRL 0x00
#define QPHY_V3_DP_COM_SW_RESET 0x04
#define QSERDES_V4_20_RX_DFE_CTLE_POST_CAL_OFFSET 0x20c
#define QSERDES_V4_20_RX_MARG_COARSE_CTRL2 0x23c
-/* Only for QMP V4 PHY - UFS PCS registers */
-#define QPHY_V4_PCS_UFS_PHY_START 0x000
-#define QPHY_V4_PCS_UFS_POWER_DOWN_CONTROL 0x004
-#define QPHY_V4_PCS_UFS_SW_RESET 0x008
-#define QPHY_V4_PCS_UFS_TIMER_20US_CORECLK_STEPS_MSB 0x00c
-#define QPHY_V4_PCS_UFS_TIMER_20US_CORECLK_STEPS_LSB 0x010
-#define QPHY_V4_PCS_UFS_PLL_CNTL 0x02c
-#define QPHY_V4_PCS_UFS_TX_LARGE_AMP_DRV_LVL 0x030
-#define QPHY_V4_PCS_UFS_TX_SMALL_AMP_DRV_LVL 0x038
-#define QPHY_V4_PCS_UFS_BIST_FIXED_PAT_CTRL 0x060
-#define QPHY_V4_PCS_UFS_TX_HSGEAR_CAPABILITY 0x074
-#define QPHY_V4_PCS_UFS_RX_HSGEAR_CAPABILITY 0x0b4
-#define QPHY_V4_PCS_UFS_DEBUG_BUS_CLKSEL 0x124
-#define QPHY_V4_PCS_UFS_LINECFG_DISABLE 0x148
-#define QPHY_V4_PCS_UFS_RX_MIN_HIBERN8_TIME 0x150
-#define QPHY_V4_PCS_UFS_RX_SIGDET_CTRL2 0x158
-#define QPHY_V4_PCS_UFS_TX_PWM_GEAR_BAND 0x160
-#define QPHY_V4_PCS_UFS_TX_HS_GEAR_BAND 0x168
-#define QPHY_V4_PCS_UFS_READY_STATUS 0x180
-#define QPHY_V4_PCS_UFS_TX_MID_TERM_CTRL1 0x1d8
-#define QPHY_V4_PCS_UFS_MULTI_LANE_CTRL1 0x1e0
-
/* PCIE GEN3 COM registers */
#define PCIE_GEN3_QHP_COM_SSC_EN_CENTER 0x14
#define PCIE_GEN3_QHP_COM_SSC_PER1 0x20
#define PCIE_GEN3_QHP_PHY_POWER_STATE_CONFIG5 0x16c
#define PCIE_GEN3_QHP_PHY_PCS_TX_RX_CONFIG 0x174
-/* Only for QMP V4 PHY - USB/PCIe PCS registers */
-#define QPHY_V4_PCS_SW_RESET 0x000
-#define QPHY_V4_PCS_REVISION_ID0 0x004
-#define QPHY_V4_PCS_REVISION_ID1 0x008
-#define QPHY_V4_PCS_REVISION_ID2 0x00c
-#define QPHY_V4_PCS_REVISION_ID3 0x010
-#define QPHY_V4_PCS_PCS_STATUS1 0x014
-#define QPHY_V4_PCS_PCS_STATUS2 0x018
-#define QPHY_V4_PCS_PCS_STATUS3 0x01c
-#define QPHY_V4_PCS_PCS_STATUS4 0x020
-#define QPHY_V4_PCS_PCS_STATUS5 0x024
-#define QPHY_V4_PCS_PCS_STATUS6 0x028
-#define QPHY_V4_PCS_PCS_STATUS7 0x02c
-#define QPHY_V4_PCS_DEBUG_BUS_0_STATUS 0x030
-#define QPHY_V4_PCS_DEBUG_BUS_1_STATUS 0x034
-#define QPHY_V4_PCS_DEBUG_BUS_2_STATUS 0x038
-#define QPHY_V4_PCS_DEBUG_BUS_3_STATUS 0x03c
-#define QPHY_V4_PCS_POWER_DOWN_CONTROL 0x040
-#define QPHY_V4_PCS_START_CONTROL 0x044
-#define QPHY_V4_PCS_INSIG_SW_CTRL1 0x048
-#define QPHY_V4_PCS_INSIG_SW_CTRL2 0x04c
-#define QPHY_V4_PCS_INSIG_SW_CTRL3 0x050
-#define QPHY_V4_PCS_INSIG_SW_CTRL4 0x054
-#define QPHY_V4_PCS_INSIG_SW_CTRL5 0x058
-#define QPHY_V4_PCS_INSIG_SW_CTRL6 0x05c
-#define QPHY_V4_PCS_INSIG_SW_CTRL7 0x060
-#define QPHY_V4_PCS_INSIG_SW_CTRL8 0x064
-#define QPHY_V4_PCS_INSIG_MX_CTRL1 0x068
-#define QPHY_V4_PCS_INSIG_MX_CTRL2 0x06c
-#define QPHY_V4_PCS_INSIG_MX_CTRL3 0x070
-#define QPHY_V4_PCS_INSIG_MX_CTRL4 0x074
-#define QPHY_V4_PCS_INSIG_MX_CTRL5 0x078
-#define QPHY_V4_PCS_INSIG_MX_CTRL7 0x07c
-#define QPHY_V4_PCS_INSIG_MX_CTRL8 0x080
-#define QPHY_V4_PCS_OUTSIG_SW_CTRL1 0x084
-#define QPHY_V4_PCS_OUTSIG_MX_CTRL1 0x088
-#define QPHY_V4_PCS_CLAMP_ENABLE 0x08c
-#define QPHY_V4_PCS_POWER_STATE_CONFIG1 0x090
-#define QPHY_V4_PCS_POWER_STATE_CONFIG2 0x094
-#define QPHY_V4_PCS_FLL_CNTRL1 0x098
-#define QPHY_V4_PCS_FLL_CNTRL2 0x09c
-#define QPHY_V4_PCS_FLL_CNT_VAL_L 0x0a0
-#define QPHY_V4_PCS_FLL_CNT_VAL_H_TOL 0x0a4
-#define QPHY_V4_PCS_FLL_MAN_CODE 0x0a8
-#define QPHY_V4_PCS_TEST_CONTROL1 0x0ac
-#define QPHY_V4_PCS_TEST_CONTROL2 0x0b0
-#define QPHY_V4_PCS_TEST_CONTROL3 0x0b4
-#define QPHY_V4_PCS_TEST_CONTROL4 0x0b8
-#define QPHY_V4_PCS_TEST_CONTROL5 0x0bc
-#define QPHY_V4_PCS_TEST_CONTROL6 0x0c0
-#define QPHY_V4_PCS_LOCK_DETECT_CONFIG1 0x0c4
-#define QPHY_V4_PCS_LOCK_DETECT_CONFIG2 0x0c8
-#define QPHY_V4_PCS_LOCK_DETECT_CONFIG3 0x0cc
-#define QPHY_V4_PCS_LOCK_DETECT_CONFIG4 0x0d0
-#define QPHY_V4_PCS_LOCK_DETECT_CONFIG5 0x0d4
-#define QPHY_V4_PCS_LOCK_DETECT_CONFIG6 0x0d8
-#define QPHY_V4_PCS_REFGEN_REQ_CONFIG1 0x0dc
-#define QPHY_V4_PCS_REFGEN_REQ_CONFIG2 0x0e0
-#define QPHY_V4_PCS_REFGEN_REQ_CONFIG3 0x0e4
-#define QPHY_V4_PCS_BIST_CTRL 0x0e8
-#define QPHY_V4_PCS_PRBS_POLY0 0x0ec
-#define QPHY_V4_PCS_PRBS_POLY1 0x0f0
-#define QPHY_V4_PCS_FIXED_PAT0 0x0f4
-#define QPHY_V4_PCS_FIXED_PAT1 0x0f8
-#define QPHY_V4_PCS_FIXED_PAT2 0x0fc
-#define QPHY_V4_PCS_FIXED_PAT3 0x100
-#define QPHY_V4_PCS_FIXED_PAT4 0x104
-#define QPHY_V4_PCS_FIXED_PAT5 0x108
-#define QPHY_V4_PCS_FIXED_PAT6 0x10c
-#define QPHY_V4_PCS_FIXED_PAT7 0x110
-#define QPHY_V4_PCS_FIXED_PAT8 0x114
-#define QPHY_V4_PCS_FIXED_PAT9 0x118
-#define QPHY_V4_PCS_FIXED_PAT10 0x11c
-#define QPHY_V4_PCS_FIXED_PAT11 0x120
-#define QPHY_V4_PCS_FIXED_PAT12 0x124
-#define QPHY_V4_PCS_FIXED_PAT13 0x128
-#define QPHY_V4_PCS_FIXED_PAT14 0x12c
-#define QPHY_V4_PCS_FIXED_PAT15 0x130
-#define QPHY_V4_PCS_TXMGN_CONFIG 0x134
-#define QPHY_V4_PCS_G12S1_TXMGN_V0 0x138
-#define QPHY_V4_PCS_G12S1_TXMGN_V1 0x13c
-#define QPHY_V4_PCS_G12S1_TXMGN_V2 0x140
-#define QPHY_V4_PCS_G12S1_TXMGN_V3 0x144
-#define QPHY_V4_PCS_G12S1_TXMGN_V4 0x148
-#define QPHY_V4_PCS_G12S1_TXMGN_V0_RS 0x14c
-#define QPHY_V4_PCS_G12S1_TXMGN_V1_RS 0x150
-#define QPHY_V4_PCS_G12S1_TXMGN_V2_RS 0x154
-#define QPHY_V4_PCS_G12S1_TXMGN_V3_RS 0x158
-#define QPHY_V4_PCS_G12S1_TXMGN_V4_RS 0x15c
-#define QPHY_V4_PCS_G3S2_TXMGN_MAIN 0x160
-#define QPHY_V4_PCS_G3S2_TXMGN_MAIN_RS 0x164
-#define QPHY_V4_PCS_G12S1_TXDEEMPH_M6DB 0x168
-#define QPHY_V4_PCS_G12S1_TXDEEMPH_M3P5DB 0x16c
-#define QPHY_V4_PCS_G3S2_PRE_GAIN 0x170
-#define QPHY_V4_PCS_G3S2_POST_GAIN 0x174
-#define QPHY_V4_PCS_G3S2_PRE_POST_OFFSET 0x178
-#define QPHY_V4_PCS_G3S2_PRE_GAIN_RS 0x17c
-#define QPHY_V4_PCS_G3S2_POST_GAIN_RS 0x180
-#define QPHY_V4_PCS_G3S2_PRE_POST_OFFSET_RS 0x184
-#define QPHY_V4_PCS_RX_SIGDET_LVL 0x188
-#define QPHY_V4_PCS_RX_SIGDET_DTCT_CNTRL 0x18c
-#define QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_L 0x190
-#define QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_H 0x194
-#define QPHY_V4_PCS_RATE_SLEW_CNTRL1 0x198
-#define QPHY_V4_PCS_RATE_SLEW_CNTRL2 0x19c
-#define QPHY_V4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK 0x1a0
-#define QPHY_V4_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L 0x1a4
-#define QPHY_V4_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H 0x1a8
-#define QPHY_V4_PCS_TSYNC_RSYNC_TIME 0x1ac
-#define QPHY_V4_PCS_CDR_RESET_TIME 0x1b0
-#define QPHY_V4_PCS_TSYNC_DLY_TIME 0x1b4
-#define QPHY_V4_PCS_ELECIDLE_DLY_SEL 0x1b8
-#define QPHY_V4_PCS_CMN_ACK_OUT_SEL 0x1bc
-#define QPHY_V4_PCS_ALIGN_DETECT_CONFIG1 0x1c0
-#define QPHY_V4_PCS_ALIGN_DETECT_CONFIG2 0x1c4
-#define QPHY_V4_PCS_ALIGN_DETECT_CONFIG3 0x1c8
-#define QPHY_V4_PCS_ALIGN_DETECT_CONFIG4 0x1cc
-#define QPHY_V4_PCS_PCS_TX_RX_CONFIG 0x1d0
-#define QPHY_V4_PCS_RX_IDLE_DTCT_CNTRL 0x1d4
-#define QPHY_V4_PCS_RX_DCC_CAL_CONFIG 0x1d8
-#define QPHY_V4_PCS_EQ_CONFIG1 0x1dc
-#define QPHY_V4_PCS_EQ_CONFIG2 0x1e0
-#define QPHY_V4_PCS_EQ_CONFIG3 0x1e4
-#define QPHY_V4_PCS_EQ_CONFIG4 0x1e8
-#define QPHY_V4_PCS_EQ_CONFIG5 0x1ec
-
-/* Only for QMP V4 PHY - USB3 PCS registers */
-#define QPHY_V4_PCS_USB3_POWER_STATE_CONFIG1 0x000
-#define QPHY_V4_PCS_USB3_AUTONOMOUS_MODE_STATUS 0x004
-#define QPHY_V4_PCS_USB3_AUTONOMOUS_MODE_CTRL 0x008
-#define QPHY_V4_PCS_USB3_AUTONOMOUS_MODE_CTRL2 0x00c
-#define QPHY_V4_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS 0x010
-#define QPHY_V4_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR 0x014
-#define QPHY_V4_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL 0x018
-#define QPHY_V4_PCS_USB3_LFPS_TX_ECSTART 0x01c
-#define QPHY_V4_PCS_USB3_LFPS_PER_TIMER_VAL 0x020
-#define QPHY_V4_PCS_USB3_LFPS_TX_END_CNT_U3_START 0x024
-#define QPHY_V4_PCS_USB3_RXEQTRAINING_LOCK_TIME 0x028
-#define QPHY_V4_PCS_USB3_RXEQTRAINING_WAIT_TIME 0x02c
-#define QPHY_V4_PCS_USB3_RXEQTRAINING_CTLE_TIME 0x030
-#define QPHY_V4_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2 0x034
-#define QPHY_V4_PCS_USB3_RXEQTRAINING_DFE_TIME_S2 0x038
-#define QPHY_V4_PCS_USB3_RCVR_DTCT_DLY_U3_L 0x03c
-#define QPHY_V4_PCS_USB3_RCVR_DTCT_DLY_U3_H 0x040
-#define QPHY_V4_PCS_USB3_ARCVR_DTCT_EN_PERIOD 0x044
-#define QPHY_V4_PCS_USB3_ARCVR_DTCT_CM_DLY 0x048
-#define QPHY_V4_PCS_USB3_TXONESZEROS_RUN_LENGTH 0x04c
-#define QPHY_V4_PCS_USB3_ALFPS_DEGLITCH_VAL 0x050
-#define QPHY_V4_PCS_USB3_SIGDET_STARTUP_TIMER_VAL 0x054
-#define QPHY_V4_PCS_USB3_TEST_CONTROL 0x058
-
/* Only for QMP V4_20 PHY - USB/PCIe PCS registers */
#define QPHY_V4_20_PCS_RX_SIGDET_LVL 0x188
#define QPHY_V4_20_PCS_EQ_CONFIG2 0x1d8
#define QPHY_V4_PCS_MISC_TYPEC_STATUS 0x10
#define QPHY_V4_PCS_MISC_PLACEHOLDER_STATUS 0x14
-/* Only for QMP V4 PHY - PCS_PCIE registers (same as PCS_MISC?) */
-#define QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG2 0x0c
-#define QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG4 0x14
-#define QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_DRIVE 0x1c
-#define QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L 0x40
-#define QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L 0x48
-#define QPHY_V4_PCS_PCIE_INT_AUX_CLK_CONFIG1 0x50
-#define QPHY_V4_PCS_PCIE_OSC_DTCT_ACTIONS 0x90
-#define QPHY_V4_PCS_PCIE_EQ_CONFIG1 0xa0
-#define QPHY_V4_PCS_PCIE_EQ_CONFIG2 0xa4
-#define QPHY_V4_PCS_PCIE_PRESET_P6_P7_PRE 0xb4
-#define QPHY_V4_PCS_PCIE_PRESET_P10_PRE 0xbc
-#define QPHY_V4_PCS_PCIE_PRESET_P10_POST 0xe0
-
#define QPHY_V4_20_PCS_PCIE_EQ_CONFIG1 0x0a0
#define QPHY_V4_20_PCS_PCIE_G3_RXEQEVAL_TIME 0x0f0
#define QPHY_V4_20_PCS_PCIE_G4_RXEQEVAL_TIME 0x0f4
projects / platform / kernel / linux-starfive.git / blobdiff