1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are
6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided
11 // with the distribution.
12 // * Neither the name of Google Inc. nor the names of its
13 // contributors may be used to endorse or promote products derived
14 // from this software without specific prior written permission.
16 // THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
17 // "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
18 // LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
19 // A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
20 // OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
21 // SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
22 // LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
23 // DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
24 // THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25 // (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
26 // OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
28 #ifndef V8_MIPS_MACRO_ASSEMBLER_MIPS_H_
29 #define V8_MIPS_MACRO_ASSEMBLER_MIPS_H_
31 #include "assembler.h"
32 #include "mips/assembler-mips.h"
33 #include "v8globals.h"
38 // Forward declaration.
41 // Reserved Register Usage Summary.
43 // Registers t8, t9, and at are reserved for use by the MacroAssembler.
45 // The programmer should know that the MacroAssembler may clobber these three,
46 // but won't touch other registers except in special cases.
48 // Per the MIPS ABI, register t9 must be used for indirect function call
49 // via 'jalr t9' or 'jr t9' instructions. This is relied upon by gcc when
50 // trying to update gp register for position-independent-code. Whenever
51 // MIPS generated code calls C code, it must be via t9 register.
54 // Flags used for LeaveExitFrame function.
55 enum LeaveExitFrameMode {
57 NO_EMIT_RETURN = false
60 // Flags used for AllocateHeapNumber
68 // Flags used for the ObjectToDoubleFPURegister function.
69 enum ObjectToDoubleFlags {
71 NO_OBJECT_TO_DOUBLE_FLAGS = 0,
72 // Object is known to be a non smi.
73 OBJECT_NOT_SMI = 1 << 0,
74 // Don't load NaNs or infinities, branch to the non number case instead.
75 AVOID_NANS_AND_INFINITIES = 1 << 1
78 // Allow programmer to use Branch Delay Slot of Branches, Jumps, Calls.
79 enum BranchDelaySlot {
84 // Flags used for the li macro-assembler function.
86 // If the constant value can be represented in just 16 bits, then
87 // optimize the li to use a single instruction, rather than lui/ori pair.
89 // Always use 2 instructions (lui/ori pair), even if the constant could
90 // be loaded with just one, so that this value is patchable later.
95 enum RememberedSetAction { EMIT_REMEMBERED_SET, OMIT_REMEMBERED_SET };
96 enum SmiCheck { INLINE_SMI_CHECK, OMIT_SMI_CHECK };
97 enum RAStatus { kRAHasNotBeenSaved, kRAHasBeenSaved };
99 Register GetRegisterThatIsNotOneOf(Register reg1,
100 Register reg2 = no_reg,
101 Register reg3 = no_reg,
102 Register reg4 = no_reg,
103 Register reg5 = no_reg,
104 Register reg6 = no_reg);
106 bool AreAliased(Register r1, Register r2, Register r3, Register r4);
109 // -----------------------------------------------------------------------------
110 // Static helper functions.
112 inline MemOperand ContextOperand(Register context, int index) {
113 return MemOperand(context, Context::SlotOffset(index));
117 inline MemOperand GlobalObjectOperand() {
118 return ContextOperand(cp, Context::GLOBAL_OBJECT_INDEX);
122 // Generate a MemOperand for loading a field from an object.
123 inline MemOperand FieldMemOperand(Register object, int offset) {
124 return MemOperand(object, offset - kHeapObjectTag);
128 // Generate a MemOperand for storing arguments 5..N on the stack
129 // when calling CallCFunction().
130 inline MemOperand CFunctionArgumentOperand(int index) {
131 ASSERT(index > kCArgSlotCount);
132 // Argument 5 takes the slot just past the four Arg-slots.
133 int offset = (index - 5) * kPointerSize + kCArgsSlotsSize;
134 return MemOperand(sp, offset);
138 // MacroAssembler implements a collection of frequently used macros.
139 class MacroAssembler: public Assembler {
141 // The isolate parameter can be NULL if the macro assembler should
142 // not use isolate-dependent functionality. In this case, it's the
143 // responsibility of the caller to never invoke such function on the
145 MacroAssembler(Isolate* isolate, void* buffer, int size);
148 #define COND_TYPED_ARGS Condition cond, Register r1, const Operand& r2
149 #define COND_ARGS cond, r1, r2
151 // Cases when relocation is not needed.
152 #define DECLARE_NORELOC_PROTOTYPE(Name, target_type) \
153 void Name(target_type target, BranchDelaySlot bd = PROTECT); \
154 inline void Name(BranchDelaySlot bd, target_type target) { \
157 void Name(target_type target, \
159 BranchDelaySlot bd = PROTECT); \
160 inline void Name(BranchDelaySlot bd, \
161 target_type target, \
163 Name(target, COND_ARGS, bd); \
166 #define DECLARE_BRANCH_PROTOTYPES(Name) \
167 DECLARE_NORELOC_PROTOTYPE(Name, Label*) \
168 DECLARE_NORELOC_PROTOTYPE(Name, int16_t)
170 DECLARE_BRANCH_PROTOTYPES(Branch)
171 DECLARE_BRANCH_PROTOTYPES(BranchAndLink)
173 #undef DECLARE_BRANCH_PROTOTYPES
174 #undef COND_TYPED_ARGS
178 // Jump, Call, and Ret pseudo instructions implementing inter-working.
179 #define COND_ARGS Condition cond = al, Register rs = zero_reg, \
180 const Operand& rt = Operand(zero_reg), BranchDelaySlot bd = PROTECT
182 void Jump(Register target, COND_ARGS);
183 void Jump(intptr_t target, RelocInfo::Mode rmode, COND_ARGS);
184 void Jump(Address target, RelocInfo::Mode rmode, COND_ARGS);
185 void Jump(Handle<Code> code, RelocInfo::Mode rmode, COND_ARGS);
186 static int CallSize(Register target, COND_ARGS);
187 void Call(Register target, COND_ARGS);
188 static int CallSize(Address target, RelocInfo::Mode rmode, COND_ARGS);
189 void Call(Address target, RelocInfo::Mode rmode, COND_ARGS);
190 int CallSize(Handle<Code> code,
191 RelocInfo::Mode rmode = RelocInfo::CODE_TARGET,
192 TypeFeedbackId ast_id = TypeFeedbackId::None(),
194 void Call(Handle<Code> code,
195 RelocInfo::Mode rmode = RelocInfo::CODE_TARGET,
196 TypeFeedbackId ast_id = TypeFeedbackId::None(),
199 inline void Ret(BranchDelaySlot bd, Condition cond = al,
200 Register rs = zero_reg, const Operand& rt = Operand(zero_reg)) {
201 Ret(cond, rs, rt, bd);
204 void Branch(Label* L,
207 Heap::RootListIndex index,
208 BranchDelaySlot bdslot = PROTECT);
212 // Emit code to discard a non-negative number of pointer-sized elements
213 // from the stack, clobbering only the sp register.
215 Condition cond = cc_always,
216 Register reg = no_reg,
217 const Operand& op = Operand(no_reg));
219 // Trivial case of DropAndRet that utilizes the delay slot and only emits
221 void DropAndRet(int drop);
223 void DropAndRet(int drop,
228 // Swap two registers. If the scratch register is omitted then a slightly
229 // less efficient form using xor instead of mov is emitted.
230 void Swap(Register reg1, Register reg2, Register scratch = no_reg);
232 void Call(Label* target);
234 inline void Move(Register dst, Register src) {
240 inline void Move(FPURegister dst, FPURegister src) {
246 inline void Move(Register dst_low, Register dst_high, FPURegister src) {
248 mfc1(dst_high, FPURegister::from_code(src.code() + 1));
251 inline void FmoveHigh(Register dst_high, FPURegister src) {
252 mfc1(dst_high, FPURegister::from_code(src.code() + 1));
255 inline void FmoveLow(Register dst_low, FPURegister src) {
259 inline void Move(FPURegister dst, Register src_low, Register src_high) {
261 mtc1(src_high, FPURegister::from_code(dst.code() + 1));
265 void Move(FPURegister dst, double imm);
266 void Movz(Register rd, Register rs, Register rt);
267 void Movn(Register rd, Register rs, Register rt);
268 void Movt(Register rd, Register rs, uint16_t cc = 0);
269 void Movf(Register rd, Register rs, uint16_t cc = 0);
271 void Clz(Register rd, Register rs);
273 // Jump unconditionally to given label.
274 // We NEED a nop in the branch delay slot, as it used by v8, for example in
275 // CodeGenerator::ProcessDeferred().
276 // Currently the branch delay slot is filled by the MacroAssembler.
277 // Use rather b(Label) for code generation.
282 void Load(Register dst, const MemOperand& src, Representation r);
283 void Store(Register src, const MemOperand& dst, Representation r);
285 // Load an object from the root table.
286 void LoadRoot(Register destination,
287 Heap::RootListIndex index);
288 void LoadRoot(Register destination,
289 Heap::RootListIndex index,
290 Condition cond, Register src1, const Operand& src2);
292 // Store an object to the root table.
293 void StoreRoot(Register source,
294 Heap::RootListIndex index);
295 void StoreRoot(Register source,
296 Heap::RootListIndex index,
297 Condition cond, Register src1, const Operand& src2);
299 // ---------------------------------------------------------------------------
302 void IncrementalMarkingRecordWriteHelper(Register object,
306 enum RememberedSetFinalAction {
312 // Record in the remembered set the fact that we have a pointer to new space
313 // at the address pointed to by the addr register. Only works if addr is not
315 void RememberedSetHelper(Register object, // Used for debug code.
318 SaveFPRegsMode save_fp,
319 RememberedSetFinalAction and_then);
321 void CheckPageFlag(Register object,
325 Label* condition_met);
327 void CheckMapDeprecated(Handle<Map> map,
329 Label* if_deprecated);
331 // Check if object is in new space. Jumps if the object is not in new space.
332 // The register scratch can be object itself, but it will be clobbered.
333 void JumpIfNotInNewSpace(Register object,
336 InNewSpace(object, scratch, ne, branch);
339 // Check if object is in new space. Jumps if the object is in new space.
340 // The register scratch can be object itself, but scratch will be clobbered.
341 void JumpIfInNewSpace(Register object,
344 InNewSpace(object, scratch, eq, branch);
347 // Check if an object has a given incremental marking color.
348 void HasColor(Register object,
355 void JumpIfBlack(Register object,
360 // Checks the color of an object. If the object is already grey or black
361 // then we just fall through, since it is already live. If it is white and
362 // we can determine that it doesn't need to be scanned, then we just mark it
363 // black and fall through. For the rest we jump to the label so the
364 // incremental marker can fix its assumptions.
365 void EnsureNotWhite(Register object,
369 Label* object_is_white_and_not_data);
371 // Detects conservatively whether an object is data-only, i.e. it does need to
372 // be scanned by the garbage collector.
373 void JumpIfDataObject(Register value,
375 Label* not_data_object);
377 // Notify the garbage collector that we wrote a pointer into an object.
378 // |object| is the object being stored into, |value| is the object being
379 // stored. value and scratch registers are clobbered by the operation.
380 // The offset is the offset from the start of the object, not the offset from
381 // the tagged HeapObject pointer. For use with FieldOperand(reg, off).
382 void RecordWriteField(
388 SaveFPRegsMode save_fp,
389 RememberedSetAction remembered_set_action = EMIT_REMEMBERED_SET,
390 SmiCheck smi_check = INLINE_SMI_CHECK);
392 // As above, but the offset has the tag presubtracted. For use with
393 // MemOperand(reg, off).
394 inline void RecordWriteContextSlot(
400 SaveFPRegsMode save_fp,
401 RememberedSetAction remembered_set_action = EMIT_REMEMBERED_SET,
402 SmiCheck smi_check = INLINE_SMI_CHECK) {
403 RecordWriteField(context,
404 offset + kHeapObjectTag,
409 remembered_set_action,
413 // For a given |object| notify the garbage collector that the slot |address|
414 // has been written. |value| is the object being stored. The value and
415 // address registers are clobbered by the operation.
421 SaveFPRegsMode save_fp,
422 RememberedSetAction remembered_set_action = EMIT_REMEMBERED_SET,
423 SmiCheck smi_check = INLINE_SMI_CHECK);
426 // ---------------------------------------------------------------------------
427 // Inline caching support.
429 // Generate code for checking access rights - used for security checks
430 // on access to global objects across environments. The holder register
431 // is left untouched, whereas both scratch registers are clobbered.
432 void CheckAccessGlobalProxy(Register holder_reg,
436 void GetNumberHash(Register reg0, Register scratch);
438 void LoadFromNumberDictionary(Label* miss,
447 inline void MarkCode(NopMarkerTypes type) {
451 // Check if the given instruction is a 'type' marker.
452 // i.e. check if it is a sll zero_reg, zero_reg, <type> (referenced as
453 // nop(type)). These instructions are generated to mark special location in
454 // the code, like some special IC code.
455 static inline bool IsMarkedCode(Instr instr, int type) {
456 ASSERT((FIRST_IC_MARKER <= type) && (type < LAST_CODE_MARKER));
457 return IsNop(instr, type);
461 static inline int GetCodeMarker(Instr instr) {
462 uint32_t opcode = ((instr & kOpcodeMask));
463 uint32_t rt = ((instr & kRtFieldMask) >> kRtShift);
464 uint32_t rs = ((instr & kRsFieldMask) >> kRsShift);
465 uint32_t sa = ((instr & kSaFieldMask) >> kSaShift);
467 // Return <n> if we have a sll zero_reg, zero_reg, n
469 bool sllzz = (opcode == SLL &&
470 rt == static_cast<uint32_t>(ToNumber(zero_reg)) &&
471 rs == static_cast<uint32_t>(ToNumber(zero_reg)));
473 (sllzz && FIRST_IC_MARKER <= sa && sa < LAST_CODE_MARKER) ? sa : -1;
474 ASSERT((type == -1) ||
475 ((FIRST_IC_MARKER <= type) && (type < LAST_CODE_MARKER)));
481 // ---------------------------------------------------------------------------
482 // Allocation support.
484 // Allocate an object in new space or old pointer space. The object_size is
485 // specified either in bytes or in words if the allocation flag SIZE_IN_WORDS
486 // is passed. If the space is exhausted control continues at the gc_required
487 // label. The allocated object is returned in result. If the flag
488 // tag_allocated_object is true the result is tagged as as a heap object.
489 // All registers are clobbered also when control continues at the gc_required
491 void Allocate(int object_size,
496 AllocationFlags flags);
498 void Allocate(Register object_size,
503 AllocationFlags flags);
505 // Undo allocation in new space. The object passed and objects allocated after
506 // it will no longer be allocated. The caller must make sure that no pointers
507 // are left to the object(s) no longer allocated as they would be invalid when
508 // allocation is undone.
509 void UndoAllocationInNewSpace(Register object, Register scratch);
512 void AllocateTwoByteString(Register result,
518 void AllocateAsciiString(Register result,
524 void AllocateTwoByteConsString(Register result,
529 void AllocateAsciiConsString(Register result,
534 void AllocateTwoByteSlicedString(Register result,
539 void AllocateAsciiSlicedString(Register result,
545 // Allocates a heap number or jumps to the gc_required label if the young
546 // space is full and a scavenge is needed. All registers are clobbered also
547 // when control continues at the gc_required label.
548 void AllocateHeapNumber(Register result,
551 Register heap_number_map,
553 TaggingMode tagging_mode = TAG_RESULT);
554 void AllocateHeapNumberWithValue(Register result,
560 // ---------------------------------------------------------------------------
561 // Instruction macros.
563 #define DEFINE_INSTRUCTION(instr) \
564 void instr(Register rd, Register rs, const Operand& rt); \
565 void instr(Register rd, Register rs, Register rt) { \
566 instr(rd, rs, Operand(rt)); \
568 void instr(Register rs, Register rt, int32_t j) { \
569 instr(rs, rt, Operand(j)); \
572 #define DEFINE_INSTRUCTION2(instr) \
573 void instr(Register rs, const Operand& rt); \
574 void instr(Register rs, Register rt) { \
575 instr(rs, Operand(rt)); \
577 void instr(Register rs, int32_t j) { \
578 instr(rs, Operand(j)); \
581 DEFINE_INSTRUCTION(Addu);
582 DEFINE_INSTRUCTION(Subu);
583 DEFINE_INSTRUCTION(Mul);
584 DEFINE_INSTRUCTION2(Mult);
585 DEFINE_INSTRUCTION2(Multu);
586 DEFINE_INSTRUCTION2(Div);
587 DEFINE_INSTRUCTION2(Divu);
589 DEFINE_INSTRUCTION(And);
590 DEFINE_INSTRUCTION(Or);
591 DEFINE_INSTRUCTION(Xor);
592 DEFINE_INSTRUCTION(Nor);
593 DEFINE_INSTRUCTION2(Neg);
595 DEFINE_INSTRUCTION(Slt);
596 DEFINE_INSTRUCTION(Sltu);
598 // MIPS32 R2 instruction macro.
599 DEFINE_INSTRUCTION(Ror);
601 #undef DEFINE_INSTRUCTION
602 #undef DEFINE_INSTRUCTION2
605 // ---------------------------------------------------------------------------
606 // Pseudo-instructions.
608 void mov(Register rd, Register rt) { or_(rd, rt, zero_reg); }
610 // Load int32 in the rd register.
611 void li(Register rd, Operand j, LiFlags mode = OPTIMIZE_SIZE);
612 inline void li(Register rd, int32_t j, LiFlags mode = OPTIMIZE_SIZE) {
613 li(rd, Operand(j), mode);
615 void li(Register dst, Handle<Object> value, LiFlags mode = OPTIMIZE_SIZE);
617 // Push multiple registers on the stack.
618 // Registers are saved in numerical order, with higher numbered registers
619 // saved in higher memory addresses.
620 void MultiPush(RegList regs);
621 void MultiPushReversed(RegList regs);
623 void MultiPushFPU(RegList regs);
624 void MultiPushReversedFPU(RegList regs);
626 void push(Register src) {
627 Addu(sp, sp, Operand(-kPointerSize));
628 sw(src, MemOperand(sp, 0));
630 void Push(Register src) { push(src); }
633 void Push(Handle<Object> handle);
634 void Push(Smi* smi) { Push(Handle<Smi>(smi, isolate())); }
636 // Push two registers. Pushes leftmost register first (to highest address).
637 void Push(Register src1, Register src2) {
638 Subu(sp, sp, Operand(2 * kPointerSize));
639 sw(src1, MemOperand(sp, 1 * kPointerSize));
640 sw(src2, MemOperand(sp, 0 * kPointerSize));
643 // Push three registers. Pushes leftmost register first (to highest address).
644 void Push(Register src1, Register src2, Register src3) {
645 Subu(sp, sp, Operand(3 * kPointerSize));
646 sw(src1, MemOperand(sp, 2 * kPointerSize));
647 sw(src2, MemOperand(sp, 1 * kPointerSize));
648 sw(src3, MemOperand(sp, 0 * kPointerSize));
651 // Push four registers. Pushes leftmost register first (to highest address).
652 void Push(Register src1, Register src2, Register src3, Register src4) {
653 Subu(sp, sp, Operand(4 * kPointerSize));
654 sw(src1, MemOperand(sp, 3 * kPointerSize));
655 sw(src2, MemOperand(sp, 2 * kPointerSize));
656 sw(src3, MemOperand(sp, 1 * kPointerSize));
657 sw(src4, MemOperand(sp, 0 * kPointerSize));
660 void Push(Register src, Condition cond, Register tst1, Register tst2) {
661 // Since we don't have conditional execution we use a Branch.
662 Branch(3, cond, tst1, Operand(tst2));
663 Subu(sp, sp, Operand(kPointerSize));
664 sw(src, MemOperand(sp, 0));
667 // Pops multiple values from the stack and load them in the
668 // registers specified in regs. Pop order is the opposite as in MultiPush.
669 void MultiPop(RegList regs);
670 void MultiPopReversed(RegList regs);
672 void MultiPopFPU(RegList regs);
673 void MultiPopReversedFPU(RegList regs);
675 void pop(Register dst) {
676 lw(dst, MemOperand(sp, 0));
677 Addu(sp, sp, Operand(kPointerSize));
679 void Pop(Register dst) { pop(dst); }
681 // Pop two registers. Pops rightmost register first (from lower address).
682 void Pop(Register src1, Register src2) {
683 ASSERT(!src1.is(src2));
684 lw(src2, MemOperand(sp, 0 * kPointerSize));
685 lw(src1, MemOperand(sp, 1 * kPointerSize));
686 Addu(sp, sp, 2 * kPointerSize);
689 // Pop three registers. Pops rightmost register first (from lower address).
690 void Pop(Register src1, Register src2, Register src3) {
691 lw(src3, MemOperand(sp, 0 * kPointerSize));
692 lw(src2, MemOperand(sp, 1 * kPointerSize));
693 lw(src1, MemOperand(sp, 2 * kPointerSize));
694 Addu(sp, sp, 3 * kPointerSize);
697 void Pop(uint32_t count = 1) {
698 Addu(sp, sp, Operand(count * kPointerSize));
701 // Push and pop the registers that can hold pointers, as defined by the
702 // RegList constant kSafepointSavedRegisters.
703 void PushSafepointRegisters();
704 void PopSafepointRegisters();
705 void PushSafepointRegistersAndDoubles();
706 void PopSafepointRegistersAndDoubles();
707 // Store value in register src in the safepoint stack slot for
709 void StoreToSafepointRegisterSlot(Register src, Register dst);
710 void StoreToSafepointRegistersAndDoublesSlot(Register src, Register dst);
711 // Load the value of the src register from its safepoint stack slot
712 // into register dst.
713 void LoadFromSafepointRegisterSlot(Register dst, Register src);
715 // Flush the I-cache from asm code. You should use CPU::FlushICache from C.
716 // Does not handle errors.
717 void FlushICache(Register address, unsigned instructions);
719 // MIPS32 R2 instruction macro.
720 void Ins(Register rt, Register rs, uint16_t pos, uint16_t size);
721 void Ext(Register rt, Register rs, uint16_t pos, uint16_t size);
723 // ---------------------------------------------------------------------------
724 // FPU macros. These do not handle special cases like NaN or +- inf.
726 // Convert unsigned word to double.
727 void Cvt_d_uw(FPURegister fd, FPURegister fs, FPURegister scratch);
728 void Cvt_d_uw(FPURegister fd, Register rs, FPURegister scratch);
730 // Convert double to unsigned word.
731 void Trunc_uw_d(FPURegister fd, FPURegister fs, FPURegister scratch);
732 void Trunc_uw_d(FPURegister fd, Register rs, FPURegister scratch);
734 void Trunc_w_d(FPURegister fd, FPURegister fs);
735 void Round_w_d(FPURegister fd, FPURegister fs);
736 void Floor_w_d(FPURegister fd, FPURegister fs);
737 void Ceil_w_d(FPURegister fd, FPURegister fs);
738 // Wrapper function for the different cmp/branch types.
739 void BranchF(Label* target,
744 BranchDelaySlot bd = PROTECT);
746 // Alternate (inline) version for better readability with USE_DELAY_SLOT.
747 inline void BranchF(BranchDelaySlot bd,
753 BranchF(target, nan, cc, cmp1, cmp2, bd);
756 // Truncates a double using a specific rounding mode, and writes the value
757 // to the result register.
758 // The except_flag will contain any exceptions caused by the instruction.
759 // If check_inexact is kDontCheckForInexactConversion, then the inexact
760 // exception is masked.
761 void EmitFPUTruncate(FPURoundingMode rounding_mode,
763 DoubleRegister double_input,
765 DoubleRegister double_scratch,
766 Register except_flag,
767 CheckForInexactConversion check_inexact
768 = kDontCheckForInexactConversion);
770 // Performs a truncating conversion of a floating point number as used by
771 // the JS bitwise operations. See ECMA-262 9.5: ToInt32. Goes to 'done' if it
772 // succeeds, otherwise falls through if result is saturated. On return
773 // 'result' either holds answer, or is clobbered on fall through.
775 // Only public for the test code in test-code-stubs-arm.cc.
776 void TryInlineTruncateDoubleToI(Register result,
777 DoubleRegister input,
780 // Performs a truncating conversion of a floating point number as used by
781 // the JS bitwise operations. See ECMA-262 9.5: ToInt32.
782 // Exits with 'result' holding the answer.
783 void TruncateDoubleToI(Register result, DoubleRegister double_input);
785 // Performs a truncating conversion of a heap number as used by
786 // the JS bitwise operations. See ECMA-262 9.5: ToInt32. 'result' and 'input'
787 // must be different registers. Exits with 'result' holding the answer.
788 void TruncateHeapNumberToI(Register result, Register object);
790 // Converts the smi or heap number in object to an int32 using the rules
791 // for ToInt32 as described in ECMAScript 9.5.: the value is truncated
792 // and brought into the range -2^31 .. +2^31 - 1. 'result' and 'input' must be
793 // different registers.
794 void TruncateNumberToI(Register object,
796 Register heap_number_map,
800 // Loads the number from object into dst register.
801 // If |object| is neither smi nor heap number, |not_number| is jumped to
802 // with |object| still intact.
803 void LoadNumber(Register object,
805 Register heap_number_map,
809 // Loads the number from object into double_dst in the double format.
810 // Control will jump to not_int32 if the value cannot be exactly represented
811 // by a 32-bit integer.
812 // Floating point value in the 32-bit integer range that are not exact integer
814 void LoadNumberAsInt32Double(Register object,
815 DoubleRegister double_dst,
816 Register heap_number_map,
819 FPURegister double_scratch,
822 // Loads the number from object into dst as a 32-bit integer.
823 // Control will jump to not_int32 if the object cannot be exactly represented
824 // by a 32-bit integer.
825 // Floating point value in the 32-bit integer range that are not exact integer
826 // won't be converted.
827 void LoadNumberAsInt32(Register object,
829 Register heap_number_map,
832 FPURegister double_scratch0,
833 FPURegister double_scratch1,
837 // argc - argument count to be dropped by LeaveExitFrame.
838 // save_doubles - saves FPU registers on stack, currently disabled.
839 // stack_space - extra stack space.
840 void EnterExitFrame(bool save_doubles,
841 int stack_space = 0);
843 // Leave the current exit frame.
844 void LeaveExitFrame(bool save_doubles,
846 bool restore_context,
847 bool do_return = NO_EMIT_RETURN);
849 // Get the actual activation frame alignment for target environment.
850 static int ActivationFrameAlignment();
852 // Make sure the stack is aligned. Only emits code in debug mode.
853 void AssertStackIsAligned();
855 void LoadContext(Register dst, int context_chain_length);
857 // Conditionally load the cached Array transitioned map of type
858 // transitioned_kind from the native context if the map in register
859 // map_in_out is the cached Array map in the native context of
861 void LoadTransitionedArrayMapConditional(
862 ElementsKind expected_kind,
863 ElementsKind transitioned_kind,
866 Label* no_map_match);
868 // Load the initial map for new Arrays from a JSFunction.
869 void LoadInitialArrayMap(Register function_in,
872 bool can_have_holes);
874 void LoadGlobalFunction(int index, Register function);
875 void LoadArrayFunction(Register function);
877 // Load the initial map from the global function. The registers
878 // function and map can be the same, function is then overwritten.
879 void LoadGlobalFunctionInitialMap(Register function,
883 void InitializeRootRegister() {
884 ExternalReference roots_array_start =
885 ExternalReference::roots_array_start(isolate());
886 li(kRootRegister, Operand(roots_array_start));
889 // -------------------------------------------------------------------------
890 // JavaScript invokes.
892 // Set up call kind marking in t1. The method takes t1 as an
893 // explicit first parameter to make the code more readable at the
895 void SetCallKind(Register dst, CallKind kind);
897 // Invoke the JavaScript function code by either calling or jumping.
898 void InvokeCode(Register code,
899 const ParameterCount& expected,
900 const ParameterCount& actual,
902 const CallWrapper& call_wrapper,
905 void InvokeCode(Handle<Code> code,
906 const ParameterCount& expected,
907 const ParameterCount& actual,
908 RelocInfo::Mode rmode,
912 // Invoke the JavaScript function in the given register. Changes the
913 // current context to the context in the function before invoking.
914 void InvokeFunction(Register function,
915 const ParameterCount& actual,
917 const CallWrapper& call_wrapper,
920 void InvokeFunction(Handle<JSFunction> function,
921 const ParameterCount& expected,
922 const ParameterCount& actual,
924 const CallWrapper& call_wrapper,
928 void IsObjectJSObjectType(Register heap_object,
933 void IsInstanceJSObjectType(Register map,
937 void IsObjectJSStringType(Register object,
941 void IsObjectNameType(Register object,
945 #ifdef ENABLE_DEBUGGER_SUPPORT
946 // -------------------------------------------------------------------------
953 // -------------------------------------------------------------------------
954 // Exception handling.
956 // Push a new try handler and link into try handler chain.
957 void PushTryHandler(StackHandler::Kind kind, int handler_index);
959 // Unlink the stack handler on top of the stack from the try handler chain.
960 // Must preserve the result register.
961 void PopTryHandler();
963 // Passes thrown value to the handler of top of the try handler chain.
964 void Throw(Register value);
966 // Propagates an uncatchable exception to the top of the current JS stack's
968 void ThrowUncatchable(Register value);
970 // Throw a message string as an exception.
971 void Throw(BailoutReason reason);
973 // Throw a message string as an exception if a condition is not true.
974 void ThrowIf(Condition cc, BailoutReason reason, Register rs, Operand rt);
976 // Copies a fixed number of fields of heap objects from src to dst.
977 void CopyFields(Register dst, Register src, RegList temps, int field_count);
979 // Copies a number of bytes from src to dst. All registers are clobbered. On
980 // exit src and dst will point to the place just after where the last byte was
981 // read or written and length will be zero.
982 void CopyBytes(Register src,
987 // Initialize fields with filler values. Fields starting at |start_offset|
988 // not including end_offset are overwritten with the value in |filler|. At
989 // the end the loop, |start_offset| takes the value of |end_offset|.
990 void InitializeFieldsWithFiller(Register start_offset,
994 // -------------------------------------------------------------------------
995 // Support functions.
997 // Try to get function prototype of a function and puts the value in
998 // the result register. Checks that the function really is a
999 // function and jumps to the miss label if the fast checks fail. The
1000 // function register will be untouched; the other registers may be
1002 void TryGetFunctionPrototype(Register function,
1006 bool miss_on_bound_function = false);
1008 void GetObjectType(Register function,
1012 // Check if a map for a JSObject indicates that the object has fast elements.
1013 // Jump to the specified label if it does not.
1014 void CheckFastElements(Register map,
1018 // Check if a map for a JSObject indicates that the object can have both smi
1019 // and HeapObject elements. Jump to the specified label if it does not.
1020 void CheckFastObjectElements(Register map,
1024 // Check if a map for a JSObject indicates that the object has fast smi only
1025 // elements. Jump to the specified label if it does not.
1026 void CheckFastSmiElements(Register map,
1030 // Check to see if maybe_number can be stored as a double in
1031 // FastDoubleElements. If it can, store it at the index specified by key in
1032 // the FastDoubleElements array elements. Otherwise jump to fail.
1033 void StoreNumberToDoubleElements(Register value_reg,
1035 Register elements_reg,
1040 int elements_offset = 0);
1042 // Compare an object's map with the specified map and its transitioned
1043 // elements maps if mode is ALLOW_ELEMENT_TRANSITION_MAPS. Jumps to
1044 // "branch_to" if the result of the comparison is "cond". If multiple map
1045 // compares are required, the compare sequences branches to early_success.
1046 void CompareMapAndBranch(Register obj,
1049 Label* early_success,
1053 // As above, but the map of the object is already loaded into the register
1054 // which is preserved by the code generated.
1055 void CompareMapAndBranch(Register obj_map,
1057 Label* early_success,
1061 // Check if the map of an object is equal to a specified map and branch to
1062 // label if not. Skip the smi check if not required (object is known to be a
1063 // heap object). If mode is ALLOW_ELEMENT_TRANSITION_MAPS, then also match
1064 // against maps that are ElementsKind transition maps of the specificed map.
1065 void CheckMap(Register obj,
1069 SmiCheckType smi_check_type);
1072 void CheckMap(Register obj,
1074 Heap::RootListIndex index,
1076 SmiCheckType smi_check_type);
1078 // Check if the map of an object is equal to a specified map and branch to a
1079 // specified target if equal. Skip the smi check if not required (object is
1080 // known to be a heap object)
1081 void DispatchMap(Register obj,
1084 Handle<Code> success,
1085 SmiCheckType smi_check_type);
1087 // Generates code for reporting that an illegal operation has
1089 void IllegalOperation(int num_arguments);
1092 // Load and check the instance type of an object for being a string.
1093 // Loads the type into the second argument register.
1094 // Returns a condition that will be enabled if the object was a string.
1095 Condition IsObjectStringType(Register obj,
1098 lw(type, FieldMemOperand(obj, HeapObject::kMapOffset));
1099 lbu(type, FieldMemOperand(type, Map::kInstanceTypeOffset));
1100 And(type, type, Operand(kIsNotStringMask));
1101 ASSERT_EQ(0, kStringTag);
1106 // Picks out an array index from the hash field.
1108 // hash - holds the index's hash. Clobbered.
1109 // index - holds the overwritten index on exit.
1110 void IndexFromHash(Register hash, Register index);
1112 // Get the number of least significant bits from a register.
1113 void GetLeastBitsFromSmi(Register dst, Register src, int num_least_bits);
1114 void GetLeastBitsFromInt32(Register dst, Register src, int mun_least_bits);
1116 // Load the value of a number object into a FPU double register. If the
1117 // object is not a number a jump to the label not_number is performed
1118 // and the FPU double register is unchanged.
1119 void ObjectToDoubleFPURegister(
1124 Register heap_number_map,
1126 ObjectToDoubleFlags flags = NO_OBJECT_TO_DOUBLE_FLAGS);
1128 // Load the value of a smi object into a FPU double register. The register
1129 // scratch1 can be the same register as smi in which case smi will hold the
1130 // untagged value afterwards.
1131 void SmiToDoubleFPURegister(Register smi,
1135 // -------------------------------------------------------------------------
1136 // Overflow handling functions.
1137 // Usage: first call the appropriate arithmetic function, then call one of the
1138 // jump functions with the overflow_dst register as the second parameter.
1140 void AdduAndCheckForOverflow(Register dst,
1143 Register overflow_dst,
1144 Register scratch = at);
1146 void SubuAndCheckForOverflow(Register dst,
1149 Register overflow_dst,
1150 Register scratch = at);
1152 void BranchOnOverflow(Label* label,
1153 Register overflow_check,
1154 BranchDelaySlot bd = PROTECT) {
1155 Branch(label, lt, overflow_check, Operand(zero_reg), bd);
1158 void BranchOnNoOverflow(Label* label,
1159 Register overflow_check,
1160 BranchDelaySlot bd = PROTECT) {
1161 Branch(label, ge, overflow_check, Operand(zero_reg), bd);
1164 void RetOnOverflow(Register overflow_check, BranchDelaySlot bd = PROTECT) {
1165 Ret(lt, overflow_check, Operand(zero_reg), bd);
1168 void RetOnNoOverflow(Register overflow_check, BranchDelaySlot bd = PROTECT) {
1169 Ret(ge, overflow_check, Operand(zero_reg), bd);
1172 // -------------------------------------------------------------------------
1175 // See comments at the beginning of CEntryStub::Generate.
1176 inline void PrepareCEntryArgs(int num_args) {
1178 li(s1, (num_args - 1) * kPointerSize);
1181 inline void PrepareCEntryFunction(const ExternalReference& ref) {
1182 li(s2, Operand(ref));
1185 // Call a code stub.
1186 void CallStub(CodeStub* stub,
1187 TypeFeedbackId ast_id = TypeFeedbackId::None(),
1188 Condition cond = cc_always,
1189 Register r1 = zero_reg,
1190 const Operand& r2 = Operand(zero_reg),
1191 BranchDelaySlot bd = PROTECT);
1193 // Tail call a code stub (jump).
1194 void TailCallStub(CodeStub* stub);
1196 void CallJSExitStub(CodeStub* stub);
1198 // Call a runtime routine.
1199 void CallRuntime(const Runtime::Function* f,
1201 SaveFPRegsMode save_doubles = kDontSaveFPRegs);
1202 void CallRuntimeSaveDoubles(Runtime::FunctionId id) {
1203 const Runtime::Function* function = Runtime::FunctionForId(id);
1204 CallRuntime(function, function->nargs, kSaveFPRegs);
1207 // Convenience function: Same as above, but takes the fid instead.
1208 void CallRuntime(Runtime::FunctionId id, int num_arguments) {
1209 CallRuntime(Runtime::FunctionForId(id), num_arguments);
1212 // Convenience function: call an external reference.
1213 void CallExternalReference(const ExternalReference& ext,
1215 BranchDelaySlot bd = PROTECT);
1217 // Tail call of a runtime routine (jump).
1218 // Like JumpToExternalReference, but also takes care of passing the number
1220 void TailCallExternalReference(const ExternalReference& ext,
1224 // Convenience function: tail call a runtime routine (jump).
1225 void TailCallRuntime(Runtime::FunctionId fid,
1229 int CalculateStackPassedWords(int num_reg_arguments,
1230 int num_double_arguments);
1232 // Before calling a C-function from generated code, align arguments on stack
1233 // and add space for the four mips argument slots.
1234 // After aligning the frame, non-register arguments must be stored on the
1235 // stack, after the argument-slots using helper: CFunctionArgumentOperand().
1236 // The argument count assumes all arguments are word sized.
1237 // Some compilers/platforms require the stack to be aligned when calling
1239 // Needs a scratch register to do some arithmetic. This register will be
1241 void PrepareCallCFunction(int num_reg_arguments,
1242 int num_double_registers,
1244 void PrepareCallCFunction(int num_reg_arguments,
1247 // Arguments 1-4 are placed in registers a0 thru a3 respectively.
1248 // Arguments 5..n are stored to stack using following:
1249 // sw(t0, CFunctionArgumentOperand(5));
1251 // Calls a C function and cleans up the space for arguments allocated
1252 // by PrepareCallCFunction. The called function is not allowed to trigger a
1253 // garbage collection, since that might move the code and invalidate the
1254 // return address (unless this is somehow accounted for by the called
1256 void CallCFunction(ExternalReference function, int num_arguments);
1257 void CallCFunction(Register function, int num_arguments);
1258 void CallCFunction(ExternalReference function,
1259 int num_reg_arguments,
1260 int num_double_arguments);
1261 void CallCFunction(Register function,
1262 int num_reg_arguments,
1263 int num_double_arguments);
1264 void GetCFunctionDoubleResult(const DoubleRegister dst);
1266 // There are two ways of passing double arguments on MIPS, depending on
1267 // whether soft or hard floating point ABI is used. These functions
1268 // abstract parameter passing for the three different ways we call
1269 // C functions from generated code.
1270 void SetCallCDoubleArguments(DoubleRegister dreg);
1271 void SetCallCDoubleArguments(DoubleRegister dreg1, DoubleRegister dreg2);
1272 void SetCallCDoubleArguments(DoubleRegister dreg, Register reg);
1274 // Calls an API function. Allocates HandleScope, extracts returned value
1275 // from handle and propagates exceptions. Restores context. stack_space
1276 // - space to be unwound on exit (includes the call JS arguments space and
1277 // the additional space allocated for the fast call).
1278 void CallApiFunctionAndReturn(ExternalReference function,
1279 Address function_address,
1280 ExternalReference thunk_ref,
1281 Register thunk_last_arg,
1283 MemOperand return_value_operand,
1284 MemOperand* context_restore_operand);
1286 // Jump to the builtin routine.
1287 void JumpToExternalReference(const ExternalReference& builtin,
1288 BranchDelaySlot bd = PROTECT);
1290 // Invoke specified builtin JavaScript function. Adds an entry to
1291 // the unresolved list if the name does not resolve.
1292 void InvokeBuiltin(Builtins::JavaScript id,
1294 const CallWrapper& call_wrapper = NullCallWrapper());
1296 // Store the code object for the given builtin in the target register and
1297 // setup the function in a1.
1298 void GetBuiltinEntry(Register target, Builtins::JavaScript id);
1300 // Store the function for the given builtin in the target register.
1301 void GetBuiltinFunction(Register target, Builtins::JavaScript id);
1305 uint32_t flags; // See Bootstrapper::FixupFlags decoders/encoders.
1309 Handle<Object> CodeObject() {
1310 ASSERT(!code_object_.is_null());
1311 return code_object_;
1314 // -------------------------------------------------------------------------
1315 // StatsCounter support.
1317 void SetCounter(StatsCounter* counter, int value,
1318 Register scratch1, Register scratch2);
1319 void IncrementCounter(StatsCounter* counter, int value,
1320 Register scratch1, Register scratch2);
1321 void DecrementCounter(StatsCounter* counter, int value,
1322 Register scratch1, Register scratch2);
1325 // -------------------------------------------------------------------------
1328 // Calls Abort(msg) if the condition cc is not satisfied.
1329 // Use --debug_code to enable.
1330 void Assert(Condition cc, BailoutReason reason, Register rs, Operand rt);
1331 void AssertFastElements(Register elements);
1333 // Like Assert(), but always enabled.
1334 void Check(Condition cc, BailoutReason reason, Register rs, Operand rt);
1336 // Print a message to stdout and abort execution.
1337 void Abort(BailoutReason msg);
1339 // Verify restrictions about code generated in stubs.
1340 void set_generating_stub(bool value) { generating_stub_ = value; }
1341 bool generating_stub() { return generating_stub_; }
1342 void set_allow_stub_calls(bool value) { allow_stub_calls_ = value; }
1343 bool allow_stub_calls() { return allow_stub_calls_; }
1344 void set_has_frame(bool value) { has_frame_ = value; }
1345 bool has_frame() { return has_frame_; }
1346 inline bool AllowThisStubCall(CodeStub* stub);
1348 // ---------------------------------------------------------------------------
1349 // Number utilities.
1351 // Check whether the value of reg is a power of two and not zero. If not
1352 // control continues at the label not_power_of_two. If reg is a power of two
1353 // the register scratch contains the value of (reg - 1) when control falls
1355 void JumpIfNotPowerOfTwoOrZero(Register reg,
1357 Label* not_power_of_two_or_zero);
1359 // -------------------------------------------------------------------------
1362 void SmiTag(Register reg) {
1363 Addu(reg, reg, reg);
1366 // Test for overflow < 0: use BranchOnOverflow() or BranchOnNoOverflow().
1367 void SmiTagCheckOverflow(Register reg, Register overflow);
1368 void SmiTagCheckOverflow(Register dst, Register src, Register overflow);
1370 void SmiTag(Register dst, Register src) {
1371 Addu(dst, src, src);
1374 void SmiUntag(Register reg) {
1375 sra(reg, reg, kSmiTagSize);
1378 void SmiUntag(Register dst, Register src) {
1379 sra(dst, src, kSmiTagSize);
1382 // Untag the source value into destination and jump if source is a smi.
1383 // Souce and destination can be the same register.
1384 void UntagAndJumpIfSmi(Register dst, Register src, Label* smi_case);
1386 // Untag the source value into destination and jump if source is not a smi.
1387 // Souce and destination can be the same register.
1388 void UntagAndJumpIfNotSmi(Register dst, Register src, Label* non_smi_case);
1390 // Jump the register contains a smi.
1391 void JumpIfSmi(Register value,
1393 Register scratch = at,
1394 BranchDelaySlot bd = PROTECT);
1396 // Jump if the register contains a non-smi.
1397 void JumpIfNotSmi(Register value,
1398 Label* not_smi_label,
1399 Register scratch = at,
1400 BranchDelaySlot bd = PROTECT);
1402 // Jump if either of the registers contain a non-smi.
1403 void JumpIfNotBothSmi(Register reg1, Register reg2, Label* on_not_both_smi);
1404 // Jump if either of the registers contain a smi.
1405 void JumpIfEitherSmi(Register reg1, Register reg2, Label* on_either_smi);
1407 // Abort execution if argument is a smi, enabled via --debug-code.
1408 void AssertNotSmi(Register object);
1409 void AssertSmi(Register object);
1411 // Abort execution if argument is not a string, enabled via --debug-code.
1412 void AssertString(Register object);
1414 // Abort execution if argument is not a name, enabled via --debug-code.
1415 void AssertName(Register object);
1417 // Abort execution if reg is not the root value with the given index,
1418 // enabled via --debug-code.
1419 void AssertIsRoot(Register reg, Heap::RootListIndex index);
1421 // ---------------------------------------------------------------------------
1422 // HeapNumber utilities.
1424 void JumpIfNotHeapNumber(Register object,
1425 Register heap_number_map,
1427 Label* on_not_heap_number);
1429 // -------------------------------------------------------------------------
1430 // String utilities.
1432 // Generate code to do a lookup in the number string cache. If the number in
1433 // the register object is found in the cache the generated code falls through
1434 // with the result in the result register. The object and the result register
1435 // can be the same. If the number is not found in the cache the code jumps to
1436 // the label not_found with only the content of register object unchanged.
1437 void LookupNumberStringCache(Register object,
1444 // Checks if both instance types are sequential ASCII strings and jumps to
1445 // label if either is not.
1446 void JumpIfBothInstanceTypesAreNotSequentialAscii(
1447 Register first_object_instance_type,
1448 Register second_object_instance_type,
1453 // Check if instance type is sequential ASCII string and jump to label if
1455 void JumpIfInstanceTypeIsNotSequentialAscii(Register type,
1459 void JumpIfNotUniqueName(Register reg, Label* not_unique_name);
1461 void EmitSeqStringSetCharCheck(Register string,
1465 uint32_t encoding_mask);
1467 // Test that both first and second are sequential ASCII strings.
1468 // Assume that they are non-smis.
1469 void JumpIfNonSmisNotBothSequentialAsciiStrings(Register first,
1475 // Test that both first and second are sequential ASCII strings.
1476 // Check that they are non-smis.
1477 void JumpIfNotBothSequentialAsciiStrings(Register first,
1483 void ClampUint8(Register output_reg, Register input_reg);
1485 void ClampDoubleToUint8(Register result_reg,
1486 DoubleRegister input_reg,
1487 DoubleRegister temp_double_reg);
1490 void LoadInstanceDescriptors(Register map, Register descriptors);
1491 void EnumLength(Register dst, Register map);
1492 void NumberOfOwnDescriptors(Register dst, Register map);
1494 template<typename Field>
1495 void DecodeField(Register reg) {
1496 static const int shift = Field::kShift;
1497 static const int mask = (Field::kMask >> shift) << kSmiTagSize;
1498 srl(reg, reg, shift);
1499 And(reg, reg, Operand(mask));
1502 // Generates function and stub prologue code.
1503 void Prologue(PrologueFrameMode frame_mode);
1505 // Activation support.
1506 void EnterFrame(StackFrame::Type type);
1507 void LeaveFrame(StackFrame::Type type);
1509 // Patch the relocated value (lui/ori pair).
1510 void PatchRelocatedValue(Register li_location,
1512 Register new_value);
1513 // Get the relocatad value (loaded data) from the lui/ori pair.
1514 void GetRelocatedValue(Register li_location,
1518 // Expects object in a0 and returns map with validated enum cache
1519 // in a0. Assumes that any other register can be used as a scratch.
1520 void CheckEnumCache(Register null_value, Label* call_runtime);
1522 // AllocationMemento support. Arrays may have an associated
1523 // AllocationMemento object that can be checked for in order to pretransition
1525 // On entry, receiver_reg should point to the array object.
1526 // scratch_reg gets clobbered.
1527 // If allocation info is present, jump to allocation_memento_present.
1528 void TestJSArrayForAllocationMemento(
1529 Register receiver_reg,
1530 Register scratch_reg,
1531 Label* no_memento_found,
1532 Condition cond = al,
1533 Label* allocation_memento_present = NULL);
1535 void JumpIfJSArrayHasAllocationMemento(Register receiver_reg,
1536 Register scratch_reg,
1537 Label* memento_found) {
1538 Label no_memento_found;
1539 TestJSArrayForAllocationMemento(receiver_reg, scratch_reg,
1540 &no_memento_found, eq, memento_found);
1541 bind(&no_memento_found);
1544 // Jumps to found label if a prototype map has dictionary elements.
1545 void JumpIfDictionaryInPrototypeChain(Register object, Register scratch0,
1546 Register scratch1, Label* found);
1549 void CallCFunctionHelper(Register function,
1550 int num_reg_arguments,
1551 int num_double_arguments);
1553 void BranchShort(int16_t offset, BranchDelaySlot bdslot = PROTECT);
1554 void BranchShort(int16_t offset, Condition cond, Register rs,
1556 BranchDelaySlot bdslot = PROTECT);
1557 void BranchShort(Label* L, BranchDelaySlot bdslot = PROTECT);
1558 void BranchShort(Label* L, Condition cond, Register rs,
1560 BranchDelaySlot bdslot = PROTECT);
1561 void BranchAndLinkShort(int16_t offset, BranchDelaySlot bdslot = PROTECT);
1562 void BranchAndLinkShort(int16_t offset, Condition cond, Register rs,
1564 BranchDelaySlot bdslot = PROTECT);
1565 void BranchAndLinkShort(Label* L, BranchDelaySlot bdslot = PROTECT);
1566 void BranchAndLinkShort(Label* L, Condition cond, Register rs,
1568 BranchDelaySlot bdslot = PROTECT);
1569 void J(Label* L, BranchDelaySlot bdslot);
1570 void Jr(Label* L, BranchDelaySlot bdslot);
1571 void Jalr(Label* L, BranchDelaySlot bdslot);
1573 // Helper functions for generating invokes.
1574 void InvokePrologue(const ParameterCount& expected,
1575 const ParameterCount& actual,
1576 Handle<Code> code_constant,
1579 bool* definitely_mismatches,
1581 const CallWrapper& call_wrapper,
1582 CallKind call_kind);
1584 // Get the code for the given builtin. Returns if able to resolve
1585 // the function in the 'resolved' flag.
1586 Handle<Code> ResolveBuiltin(Builtins::JavaScript id, bool* resolved);
1588 void InitializeNewString(Register string,
1590 Heap::RootListIndex map_index,
1594 // Helper for implementing JumpIfNotInNewSpace and JumpIfInNewSpace.
1595 void InNewSpace(Register object,
1597 Condition cond, // eq for new space, ne otherwise.
1600 // Helper for finding the mark bits for an address. Afterwards, the
1601 // bitmap register points at the word with the mark bits and the mask
1602 // the position of the first bit. Leaves addr_reg unchanged.
1603 inline void GetMarkBits(Register addr_reg,
1604 Register bitmap_reg,
1607 // Helper for throwing exceptions. Compute a handler address and jump to
1608 // it. See the implementation for register usage.
1609 void JumpToHandlerEntry();
1611 // Compute memory operands for safepoint stack slots.
1612 static int SafepointRegisterStackIndex(int reg_code);
1613 MemOperand SafepointRegisterSlot(Register reg);
1614 MemOperand SafepointRegistersAndDoublesSlot(Register reg);
1616 bool generating_stub_;
1617 bool allow_stub_calls_;
1619 // This handle will be patched with the code object on installation.
1620 Handle<Object> code_object_;
1622 // Needs access to SafepointRegisterStackIndex for compiled frame
1624 friend class StandardFrame;
1628 // The code patcher is used to patch (typically) small parts of code e.g. for
1629 // debugging and other types of instrumentation. When using the code patcher
1630 // the exact number of bytes specified must be emitted. It is not legal to emit
1631 // relocation information. If any of these constraints are violated it causes
1632 // an assertion to fail.
1635 CodePatcher(byte* address, int instructions);
1636 virtual ~CodePatcher();
1638 // Macro assembler to emit code.
1639 MacroAssembler* masm() { return &masm_; }
1641 // Emit an instruction directly.
1642 void Emit(Instr instr);
1644 // Emit an address directly.
1645 void Emit(Address addr);
1647 // Change the condition part of an instruction leaving the rest of the current
1648 // instruction unchanged.
1649 void ChangeBranchCondition(Condition cond);
1652 byte* address_; // The address of the code being patched.
1653 int size_; // Number of bytes of the expected patch size.
1654 MacroAssembler masm_; // Macro assembler used to generate the code.
1659 #ifdef GENERATED_CODE_COVERAGE
1660 #define CODE_COVERAGE_STRINGIFY(x) #x
1661 #define CODE_COVERAGE_TOSTRING(x) CODE_COVERAGE_STRINGIFY(x)
1662 #define __FILE_LINE__ __FILE__ ":" CODE_COVERAGE_TOSTRING(__LINE__)
1663 #define ACCESS_MASM(masm) masm->stop(__FILE_LINE__); masm->
1665 #define ACCESS_MASM(masm) masm->
1668 } } // namespace v8::internal
1670 #endif // V8_MIPS_MACRO_ASSEMBLER_MIPS_H_