1 /**************************************************************************
3 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial portions
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
19 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
21 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
22 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
23 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
24 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
26 **************************************************************************/
30 #include "i915_context.h"
31 #include "i915_batch.h"
34 #include "pipe/p_context.h"
35 #include "pipe/p_defines.h"
37 static unsigned translate_format( enum pipe_format format )
40 case PIPE_FORMAT_B8G8R8A8_UNORM:
41 return COLOR_BUF_ARGB8888;
42 case PIPE_FORMAT_B5G6R5_UNORM:
43 return COLOR_BUF_RGB565;
50 static unsigned translate_depth_format( enum pipe_format zformat )
53 case PIPE_FORMAT_Z24_UNORM_S8_USCALED:
54 return DEPTH_FRMT_24_FIXED_8_OTHER;
55 case PIPE_FORMAT_Z16_UNORM:
56 return DEPTH_FRMT_16_FIXED;
65 * Examine framebuffer state to determine width, height.
68 framebuffer_size(const struct pipe_framebuffer_state *fb,
69 uint *width, uint *height)
72 *width = fb->cbufs[0]->width;
73 *height = fb->cbufs[0]->height;
77 *width = fb->zsbuf->width;
78 *height = fb->zsbuf->height;
88 /* Push the state into the sarea and/or texture memory.
91 i915_emit_hardware_state(struct i915_context *i915 )
93 /* XXX: there must be an easier way */
94 const unsigned dwords = ( 14 +
98 2 + I915_TEX_UNITS*3 +
99 2 + I915_TEX_UNITS*3 +
100 2 + I915_MAX_CONSTANT*4 +
102 i915->current.program_len +
104 i915->fs->program_len +
107 ) * 3/2; /* plus 50% margin */
108 const unsigned relocs = ( I915_TEX_UNITS +
110 ) * 3/2; /* plus 50% margin */
113 debug_printf("i915_emit_hardware_state: %d dwords, %d relocs\n", dwords, relocs);
116 if(!BEGIN_BATCH(dwords, relocs)) {
118 assert(BEGIN_BATCH(dwords, relocs));
121 /* 14 dwords, 0 relocs */
122 if (i915->hardware_dirty & I915_HW_INVARIENT)
124 OUT_BATCH(_3DSTATE_AA_CMD |
125 AA_LINE_ECAAR_WIDTH_ENABLE |
126 AA_LINE_ECAAR_WIDTH_1_0 |
127 AA_LINE_REGION_WIDTH_ENABLE | AA_LINE_REGION_WIDTH_1_0);
129 OUT_BATCH(_3DSTATE_DFLT_DIFFUSE_CMD);
132 OUT_BATCH(_3DSTATE_DFLT_SPEC_CMD);
135 OUT_BATCH(_3DSTATE_DFLT_Z_CMD);
138 OUT_BATCH(_3DSTATE_COORD_SET_BINDINGS |
148 OUT_BATCH(_3DSTATE_RASTER_RULES_CMD |
149 ENABLE_POINT_RASTER_RULE |
150 OGL_POINT_RASTER_RULE |
151 ENABLE_LINE_STRIP_PROVOKE_VRTX |
152 ENABLE_TRI_FAN_PROVOKE_VRTX |
153 LINE_STRIP_PROVOKE_VRTX(1) |
154 TRI_FAN_PROVOKE_VRTX(2) |
155 ENABLE_TEXKILL_3D_4D |
158 /* Need to initialize this to zero.
160 OUT_BATCH(_3DSTATE_LOAD_STATE_IMMEDIATE_1 | I1_LOAD_S(3) | (0));
163 OUT_BATCH(_3DSTATE_DEPTH_SUBRECT_DISABLE);
165 /* disable indirect state for now
167 OUT_BATCH(_3DSTATE_LOAD_INDIRECT | 0);
171 /* 7 dwords, 1 relocs */
172 if (i915->hardware_dirty & I915_HW_IMMEDIATE)
174 OUT_BATCH(_3DSTATE_LOAD_STATE_IMMEDIATE_1 |
186 i915->current.immediate[I915_IMMEDIATE_S0]);
188 /* FIXME: we should not do this */
190 OUT_BATCH(i915->current.immediate[I915_IMMEDIATE_S1]);
191 OUT_BATCH(i915->current.immediate[I915_IMMEDIATE_S2]);
192 OUT_BATCH(i915->current.immediate[I915_IMMEDIATE_S4]);
193 OUT_BATCH(i915->current.immediate[I915_IMMEDIATE_S5]);
194 OUT_BATCH(i915->current.immediate[I915_IMMEDIATE_S6]);
197 /* I915_MAX_DYNAMIC dwords, 0 relocs */
198 if (i915->hardware_dirty & I915_HW_DYNAMIC)
201 for (i = 0; i < I915_MAX_DYNAMIC; i++) {
202 OUT_BATCH(i915->current.dynamic[i]);
206 /* 8 dwords, 2 relocs */
207 if (i915->hardware_dirty & I915_HW_STATIC)
209 struct pipe_surface *cbuf_surface = i915->framebuffer.cbufs[0];
210 struct pipe_surface *depth_surface = i915->framebuffer.zsbuf;
213 unsigned ctile = BUF_3D_USE_FENCE;
214 struct i915_texture *tex = (struct i915_texture *)
215 cbuf_surface->texture;
218 if (tex && tex->sw_tiled) {
219 ctile = BUF_3D_TILED_SURFACE;
222 OUT_BATCH(_3DSTATE_BUF_INFO_CMD);
224 OUT_BATCH(BUF_3D_ID_COLOR_BACK |
225 BUF_3D_PITCH(tex->stride) | /* pitch in bytes */
228 OUT_RELOC(tex->buffer,
230 cbuf_surface->offset);
233 /* What happens if no zbuf??
236 unsigned ztile = BUF_3D_USE_FENCE;
237 struct i915_texture *tex = (struct i915_texture *)
238 depth_surface->texture;
241 if (tex && tex->sw_tiled) {
242 ztile = BUF_3D_TILED_SURFACE;
245 OUT_BATCH(_3DSTATE_BUF_INFO_CMD);
248 OUT_BATCH(BUF_3D_ID_DEPTH |
249 BUF_3D_PITCH(tex->stride) | /* pitch in bytes */
252 OUT_RELOC(tex->buffer,
254 depth_surface->offset);
258 unsigned cformat, zformat = 0;
261 cformat = cbuf_surface->format;
263 cformat = PIPE_FORMAT_B8G8R8A8_UNORM; /* arbitrary */
264 cformat = translate_format(cformat);
267 zformat = translate_depth_format( i915->framebuffer.zsbuf->format );
269 OUT_BATCH(_3DSTATE_DST_BUF_VARS_CMD);
270 OUT_BATCH(DSTORG_HORT_BIAS(0x8) | /* .5 */
271 DSTORG_VERT_BIAS(0x8) | /* .5 */
273 TEX_DEFAULT_COLOR_OGL |
281 /* 2 + I915_TEX_UNITS*3 dwords, I915_TEX_UNITS relocs */
282 if (i915->hardware_dirty & (I915_HW_MAP | I915_HW_SAMPLER))
284 const uint nr = i915->current.sampler_enable_nr;
286 const uint enabled = i915->current.sampler_enable_flags;
289 OUT_BATCH(_3DSTATE_MAP_STATE | (3 * nr));
291 for (unit = 0; unit < I915_TEX_UNITS; unit++) {
292 if (enabled & (1 << unit)) {
293 struct i915_texture *texture = (struct i915_texture *)i915->fragment_sampler_views[unit]->texture;
294 struct i915_winsys_buffer *buf = texture->buffer;
300 OUT_RELOC(buf, I915_USAGE_SAMPLER, offset);
301 OUT_BATCH(i915->current.texbuffer[unit][0]); /* MS3 */
302 OUT_BATCH(i915->current.texbuffer[unit][1]); /* MS4 */
312 /* 2 + I915_TEX_UNITS*3 dwords, 0 relocs */
313 if (i915->hardware_dirty & I915_HW_SAMPLER)
315 if (i915->current.sampler_enable_nr) {
318 OUT_BATCH( _3DSTATE_SAMPLER_STATE |
319 (3 * i915->current.sampler_enable_nr) );
321 OUT_BATCH( i915->current.sampler_enable_flags );
323 for (i = 0; i < I915_TEX_UNITS; i++) {
324 if (i915->current.sampler_enable_flags & (1<<i)) {
325 OUT_BATCH( i915->current.sampler[i][0] );
326 OUT_BATCH( i915->current.sampler[i][1] );
327 OUT_BATCH( i915->current.sampler[i][2] );
335 /* 2 + I915_MAX_CONSTANT*4 dwords, 0 relocs */
336 if (i915->hardware_dirty & I915_HW_PROGRAM)
338 /* Collate the user-defined constants with the fragment shader's
339 * immediates according to the constant_flags[] array.
341 const uint nr = i915->fs->num_constants;
345 OUT_BATCH( _3DSTATE_PIXEL_SHADER_CONSTANTS | (nr * 4) );
346 OUT_BATCH( (1 << (nr - 1)) | ((1 << (nr - 1)) - 1) );
348 for (i = 0; i < nr; i++) {
350 if (i915->fs->constant_flags[i] == I915_CONSTFLAG_USER) {
351 /* grab user-defined constant */
352 c = (uint *) i915->current.constants[PIPE_SHADER_FRAGMENT][i];
355 /* emit program constant */
356 c = (uint *) i915->fs->constants[i];
360 float *f = (float *) c;
361 printf("Const %2d: %f %f %f %f %s\n", i, f[0], f[1], f[2], f[3],
362 (i915->fs->constant_flags[i] == I915_CONSTFLAG_USER
363 ? "user" : "immediate"));
374 /* Fragment program */
375 /* i915->current.program_len dwords, 0 relocs */
376 if (i915->hardware_dirty & I915_HW_PROGRAM)
379 /* we should always have, at least, a pass-through program */
380 assert(i915->fs->program_len > 0);
381 for (i = 0; i < i915->fs->program_len; i++) {
382 OUT_BATCH(i915->fs->program[i]);
386 /* drawing surface size */
387 /* 6 dwords, 0 relocs */
390 boolean k = framebuffer_size(&i915->framebuffer, &w, &h);
394 OUT_BATCH(_3DSTATE_DRAW_RECT_CMD);
397 OUT_BATCH(((w - 1) & 0xffff) | ((h - 1) << 16));
403 i915->hardware_dirty = 0;